View PCI6152-CC33PC_3868666.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

pci 6152 (hb1-se) pci-to-pci bridge data book

pci 6152 (hb1-se) pci-to-pci bridge data book version 2.0 may 2003 website: http://www.plxtech.com technical support: http://www.plxtech.com/support phone: 408 774-9060 800 759-3735 fax: 408 774-2169
? 2003 plx technology, inc. all rights reserved. plx technology, inc. retains the right to make changes to this product at any time, without notice. products may have minor variations to this publication, known as errata. plx assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of plx products. plx technology and the plx logo are registered trademarks of plx technology, inc. other brands and names are property of their respective owners. these devices are not designed, intended, authorized, or warranted to be suitable for use in medical, life-support applications, devices or systems or other critical applications. plx par t number: pci 6152-cc33bc; former hint par t number: hb1-se33b plx par t number: pci 6152-cc33pc; former hint par t number: hb1-se33p plx par t number: pci 6152-cc66bc; former hint par t number: hb1-se66 order number: 6152-sil-db-p1-2.0 printed in the usa, may 2003
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 5 pci 6152 pci-to-pci bridge the plx pci 6152 is a family of three very low power 32-bit pci-to-pci bridges: pci 6152 33bc, pci 6152 33pc and pci 6152 66pc. pci 6152 66pc is capable of running at 66 mhz pci bus and pci 6152 33bc and pci 6152 33pc runs at 33 mhz. all parts are specially designed for applications that require high performance 32-bit pci bus expansion. add-in card designers can use pci 6152 to expand pci connection capacity beyond the limitation of a single pci device. designers can use pci 6152 to build multi-device pci cards such as raid controllers and other multimedia applications. part numbers and description: part number description package type pci 6152 33bc 33 mhz, 32-bit pci interface 160-pin tiny bga pci 6152 66pc 66 mhz, 32-bit pci interface (agp 2x port compatible) 160-pin tiny bga pci 6152 33pc intel 21152 pin compatible 33 mhz, 32-bit pci interface 160-pin pqfp ? pci local bus specification rev. 2.2 with vpd support ? pci 6152 66bc is 66 mhz capable and pci 6152 33bc and 33pc run at 33 mhz ? synchronous primary and secondary pci bus operation ? compact pci hot swap friendly support with ejector connection ? high performance, no retry penalty flow with uninterrupted 0 wait state burst up to 1k bytes ? provides 4 dwords buffering for posted write transactions and 4 dwords for prefetchable read transactions each direction ? pci mobile design guide rev. 1.1 ? power management d3 cold wakeup capable ? concurrent primary and secondary port operation supports traffic isolation ? provides programmable arbitration support for 4 bus masters on secondary interface ? 5 buffered secondary pci clock outputs ? 4 gpio pins ? enhanced address decoding - support 32-bit i/o address range - support 64-bit memory- address range - isa aware mode for legacy support in the first 64kb of i/o address range - vga addressing and vga palette snooping support ? supports 3.3v pci with 5v tolerant i/o pci 6152 pci-to-pci bridge primary pci bus secondary pci bus gpio interface up to four master pci devices
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 6 history revision date description 1.1 3/27/01 corrected register c4h, bit 4,5 description. default should be 2 clocks delay. 1.2 4/9/01 updated company address 1.3 4/24/01 corrected description of register 28h and 2ch register. 1.4 4/30/01 updated revision id description at register 8h. 1.5 7/12/01 enhanced eeprom section description. 2.0 05/28/03 this release reflects plx part numbering. ! changed ?srst_l to ?s_rst_l?, 3 places, in register 3eh ! changed register 82h, bits 11-15 description ! changed dual address cycle (1101) values from ?n? to ?y? in table 8-1 ! globally changed ldev, ldev#, and devsel to devsel_l ! changed case 1 and 3 descriptions in section 8.6 ! removed secondary clock information from bullet 2 and s_rst# bullets (4 th and 6 th ) from section 13.2 ! updated master on primary and secondary response in section 14 ! removed synchronous design information from section 16
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 7 contents history ........................................................................................................................ .............................. 6 1 register index ............................................................................................................................... 11 2 introduction ............................................................................................................................... .. 12 3 ordering information ............................................................................................................... 12 4 pin diagram ............................................................................................................................... ...... 13 5 signal definition .......................................................................................................................... 14 5.1 p rimary b us i nterface s ignals ..................................................................................................... 14 5.2 s econdary b us i nterface s ignals ................................................................................................ 16 5.3 c lock s ignals ............................................................................................................................... .. 17 5.4 r eset s ignals ............................................................................................................................... .. 17 5.5 h ot s wap s ignals ........................................................................................................................... 17 5.6 m iscellaneous s ignals .................................................................................................................. 18 5.7 p ower s ignals ............................................................................................................................... .18 6 pin assignment .............................................................................................................................. 1 9 6.1 pci 6152 p inout t ables .................................................................................................................. 20 6.1.1 pin assignment sorted by location .......................................................................................... 20 6.1.2 pin assignment sorted by signal name ................................................................................... 22 7 configuration registers ......................................................................................................... 24 7.1 c onfiguration s pace m ap ? t ransparent m ode .......................................................................... 24 7.2 c onfiguration r egister d escription ........................................................................................... 26 8 pci bus operation ........................................................................................................................ 45 8.1 t ypes of t ransactions ................................................................................................................... 45 8.2 a ddress p hase ............................................................................................................................... .46 8.3 d evice s elect (devsel_l) g eneration ....................................................................................... 46 8.4 d ata p hase ............................................................................................................................... ....... 46 8.5 w rite t ransactions ....................................................................................................................... 47 8.6 r ead t ransactions ......................................................................................................................... 47 8.7 c onfiguration t ransactions ......................................................................................................... 48 8.7.1 type 0 access to pci 6152 ....................................................................................................... 48 8.7.2 type 1 to type 0 translation .................................................................................................... 49 8.7.3 type 1 to type 1 forwarding .................................................................................................... 51 8.7.4 special cycles ........................................................................................................................... 52 8.8 t ransaction t ermination ............................................................................................................... 53 8.8.1 master termination initiated by pci 6152 ................................................................................. 53 8.8.2 master abort received by pci 6152 ......................................................................................... 54 8.8.3 target termination received by pci 6152 ............................................................................... 54 8.8.4 target termination initiated by pci 6152 ................................................................................. 57 9 address decoding ....................................................................................................................... 58 9.1 a ddress r anges ............................................................................................................................. 58 9.2 i/o a ddress d ecoding .................................................................................................................... 58 9.2.1 i/o base and limit address registers ...................................................................................... 59
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 8 9.2.2 isa mode ............................................................................................................................... .... 60 9.3 m emory a ddress d ecoding ............................................................................................................ 60 9.3.1 memory-mapped i/o base and limit address registers .......................................................... 61 10 pci bus arbitration ................................................................................................................. 62 10.1 p rimary pci b us a rbitration ......................................................................................................... 62 10.2 s econdary pci b us a rbitration .................................................................................................... 62 11 transaction delay .................................................................................................................. 63 12 error handling ........................................................................................................................ 64 12.1 a ddress p arity e rrors .................................................................................................................. 64 12.2 d ata p arity e rrors ........................................................................................................................ 65 12.2.1 configuration write transactions to configuration space ........................................................ 65 12.2.2 read transactions .................................................................................................................... 65 12.3 d ata p arity e rror r eporting s ummary ....................................................................................... 66 12.4 s ystem e rror (serr#) r eporting ............................................................................................... 69 13 reset ............................................................................................................................... ............... 70 13.1 p rimary i nterface r eset ............................................................................................................... 70 13.2 s econdary i nterface r eset .......................................................................................................... 70 14 bridge behavior ....................................................................................................................... 71 14.1 a bnormal t ermination (i nitiated by b ridge m aster ) ................................................................... 72 14.1.1 master abort .............................................................................................................................. 7 2 14.1.2 pci master on primary bus ....................................................................................................... 72 14.2 c onfiguration t ype #1 to type #0 c onversion ........................................................................... 72 14.3 c onfiguration t ype #1 to t ype #1 b y -p assing ............................................................................ 73 14.4 t ype -0 c onfiguration c ycle f ilter m ode .................................................................................... 73 14.5 d ecoding ............................................................................................................................... .......... 73 14.6 s econdary m aster ......................................................................................................................... 74 14.7 pci c lock r un f eature .................................................................................................................. 74 15 clocks ............................................................................................................................... ........... 75 15.1 p rimary and s econdary c lock i nputs .......................................................................................... 75 15.2 s econdary c lock o utputs ............................................................................................................ 75 16 66-mhz operation ...................................................................................................................... 76 17 miscellaneous options ......................................................................................................... 77 17.1 eeprom i nterface ........................................................................................................................ 77 17.1.1 auto mode eeprom access .................................................................................................... 77 17.1.2 eeprom mode at reset .......................................................................................................... 77 17.1.3 eeprom data structure .......................................................................................................... 78 17.1.4 eeprom address and corresponding pci 6152 register ...................................................... 79 17.2 g eneral p urpose i/o i nterface .................................................................................................... 80 17.3 v ital p roduct d ata ........................................................................................................................ 80 18 pci power management .......................................................................................................... 81 19 hot swap ............................................................................................................................... ....... 82 19.1 h ot s wap i nsertion ........................................................................................................................ 82 19.2 h ot s wap e xtraction ..................................................................................................................... 82
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 9 20 package specifications ........................................................................................................ 83 20.1 160- pin t iny bga ............................................................................................................................. 83 20.2 160- pin s tandard pqfp .................................................................................................................. 85 21 electrical specifications .................................................................................................... 87 21.1 m aximum r atings ............................................................................................................................. 87 21.2 f unctional o perating r ange ........................................................................................................ 87 21.3 dc e lectrical c haracteristics .................................................................................................... 88 21.4 pci c lock s ignal ac p arameter m easurements ......................................................................... 89 21.4.1 33 mhz pci clock signal ac parameters ................................................................................. 89 21.4.2 66 mhz pci clock signal ac parameters ................................................................................. 90 21.5 pci s ignal t iming s pecification .................................................................................................... 90 21.5.1 33 mhz pci signal timing ........................................................................................................ 91 21.5.2 66 mhz pci signal timing ........................................................................................................ 91 appendix a: pci 6152 33pc part description ............................................................................... 92 pci 6152 33pc 160 pin pinout ................................................................................................................... 93 pin assignment sorted by location ......................................................................................................... 93 pin assignment sorted by signal name .................................................................................................. 95 pci 6152 33pc vs 21152 pinout comparison ........................................................................................... 97 appendix b : sample schematics .................................................................................................... 98 appendix c: application notes ..................................................................................................... 104 pci 6152 66bc a pplication n ote 1: c onnecting pci 6152 66bc to the agp interface ................... 104 i ntroduction ............................................................................................................................... ............. 104 t ypical a pplications ............................................................................................................................... 104 d esign c onsideration ............................................................................................................................. 10 4 appendix d: timing diagrams ......................................................................................................... 105 f igure 1 : p rimary to s econdary t ype 1 to t ype 0 c onfiguration c ycle conversion . .................... 105 f igure 2 : p rimary to s econdary t ype 1 to t ype 1 c onfiguration c ycle passing . ........................... 106 f igure 3 : s econdary to p rimary m emory r ead l ine transaction . ..................................................... 107 f igure 4 : p rimary to s econdary m emory r ead transaction . ............................................................ 108 f igure 5 : s econdary to p rimary m emory r ead transaction . ............................................................ 109 f igure 6 : p rimary to s econdary m emory w rite transaction followed by s econdary to p rimary m emory w rite transaction . .................................................. 110 f igure 7 : s econdary to p rimary m emory w rite transaction . ........................................................... 111
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 10
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 11 1 register index arbiter control register .............................................................34 bridge control register .............................................................32 cache line size register ..........................................................29 capability identifier ........................................................36, 37, 38 chip control register ................................................................33 class code register..................................................................29 clkrun register..........................................................................35 data register ............................................................................37 device id register.....................................................................26 ecp pointer...............................................................................31 eeprom address.....................................................................43 eeprom control ......................................................................43 eeprom data ..........................................................................43 gpio control register...............................................................42 header type register................................................................29 hot swap register.....................................................................38 hot swap switch .......................................................................38 i/o base address upper 16 bits register..................................31 i/o base register ......................................................................29 i/o limit address upper 16 bits register ..................................31 i/o limit register.......................................................................29 internal arbiter control register ................................................41 interrupt pin register.................................................................32 memory base register ..............................................................31 memory limit register...............................................................31 miscellaneous control register........................................... 40, 41 next item pointer .......................................................... 36, 37, 38 pci 6152 test register............................................................. 44 pmcsr bridge support ............................................................ 37 power management capabilities............................................... 36 power management control/ status.......................................... 37 prefetchable memory base register......................................... 31 prefetchable memory base register upper 32 bits .................. 31 prefetchable memory limit register ......................................... 31 prefetchable memory limit register upper 32 bits ................... 31 primary bus number register................................................... 29 primary command register ...................................................... 26 primary latency timer register................................................ 29 primary status register ............................................................ 28 revision id register ................................................................. 29 secondary bus number register .............................................. 29 secondary clock control register ............................................ 34 secondary latency timer ......................................................... 29 secondary status register........................................................ 30 subordinate bus number register............................................ 29 subsystem id ........................................................................... 44 subsystem v endor id ............................................................... 44 vendor id register.................................................................... 26 vpd data register.................................................................... 39 vpd register ............................................................................ 39
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 12 2 introduction this document describes the implementation and functionality of plx ? s 32-bit, 66/33 mhz pci 6152 pci-to-pci bridge chip. the specification includes required function and limitations. pci 6152 has the following features: pci local bus specification revision 2.2 features including vpd support delayed transactions for pci configuration, i/o and memory read commands provides memory write data buffering in both directions provides concurrent primary and secondary bus operation to isolate traffic provides separate arbitration support for individual secondary port - programmable 2-level arbiter enhanced address decoding - 32-bit i/o and memory address decoding supports pci transaction forwarding for - type 1 to type 0 downstream only configuration commands - type 1 to type 1 configuration commands - type 1 configuration write to special cycle three-stating of i/o during power up and power down supports 3.3v, 5v tolerant signaling 3 ordering information the following parts are available: part number description package type pci 6152-cc33bc 33 mhz , 32-bit pci inter face 160-pin tiny bga pci 6152-cc66bc 66 mhz , 32-bit pci inter face (agp 2x port compatible) 160-pin tiny bga pci 6152-cc33pc * 33 mhz , 32-bit pci inter face 160-pin pqfp mechanical specifications for each package type can be found in the appendix. * refer to appendix a for detailed information about this part.
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 13 4 pin diagram p_clk p_rst_l p_req_l p_gnt_l p_frame_ p_irdy_l p_trdy_l p_devsel p_stop_l p_ad[31:0] p_cbe[3:0] p_par p_perr_l s_frame_l s_irdy_l s_trdy_l p_idsel s_gnt_l[3:0] pci 6152 primary pci bus secondary pci bus s_devsel_l s_stop_l s_ad[31:0] s_cbe[3:0] s_par s_req_l[3:0] s_rst_l s_serr_l p_serr_l s_perr_l enum_l l_stat hot plug s_clkout[4:0] s_clkrun s_clk p_clkrun eject misc. svio pvio gpio[3:0] bccp_en eepdata eepclk goz_l nand_o
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 14 5 signal definition signal types pi pci input (5v tolerant, i/o vdd=3.3v) pts pci three-state bidirectional(5v tolerant, i/o vdd=3.3v) po pci output psts pci sustained three-state output. (active low signal which must be driven inactive for one cycle before being three-stated to ensure high performance on a shared signal line) od output which either drives low (active state) or is three-stated i cmos input o cmos output io cmos bidirect 5.1 primary bus interface signals name type description p_ad[31:0] pts primary address/data: multiplexed address and data bus. address is indicated by p_frame_l assertion. write data is stable and valid when p_irdy_l is asserted and read data is stable and valid when p_trdy_l is asserted. data is transferred on rising clock edges when both p_irdy_l and p_trdy_l are asserted. during bus idle, pci 6152 drives p_ad to a valid logic level when p_gnt_l is asserted. p_cbe[3:0] pts primary command/byte enables: multiplexed command field and byte enable field. during address phase, the initiator drives the transaction type on these pins. after that the initiator drives the byte enables during data phases. during bus idle, pci 6152 drives p_cbe[3:0] to a valid logic level when p_gnt_l is asserted. p_par pts primary parity: parity is even across p_ad[31:0], p_cbe[3:0], and p_par (i.e. an even number of ? 1 ? s). p_par is an input and is valid and stable one cycle after the address phase (indicated by assertion of p_frame_l) for address parity. for write data phases, p_par is an input and is valid one clock after p_irdy_l is asserted. for read data phase, p_par is an output and is valid one clock after p_trdy_l is asserted. signal p_par is three-stated one cycle after the pad lines are three-stated. during bus idle, pci 6152 drives ppar to a valid logic level when p_gnt_l is asserted. p_frame_l psts primary frame: driven by the initiator of a transaction to indicate the beginning and duration of an access. the deassertion of p_frame_l indicates the final data phase requested by the initiator. before being three-stated, it is driven to a deasserted state for one cycle.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 15 p_irdy_l psts primary irdy: driven by the initiator of a transaction to indicate its ability to complete the current data phase on the primary side. once asserted in a data phase, it is not deasserted until end of the data phase. before being three-stated, it is driven to a deasserted state for one cycle. p_trdy_l psts primary trdy: driven by the target of a transaction to indicate its ability to complete the current data phase on the primary side. once asserted in a data phase, it is not deasserted until end of the data phase. before being three-stated, it is driven to a deasserted state for one cycle. p_devsel_l psts primary device select: asserted by the target indicating that the device is accepting the transaction. as a master, pci 6152 waits for the assertion of this signal within 5 cycles of p_frame_l assertion; otherwise, terminate with master abort. before being three-stated, it is driven to a deasserted state for one cycle. p_stop_l psts primary stop: asserted by the target indicating that the target is requesting the initiator to stop the current transaction. before being three- stated, it is driven to a deasserted state for one cycle. p_idsel pi primary id select. used as chip select line for type 0 configuration access to pci 6152 configuration space. p_perr_l psts primary parity error: asserted when a data parity error is detected for data received on the primary interface. before being three-stated, it is driven to a deasserted state for one cycle. p_serr_l od primary system error: can be driven low by any device to indicate a system error condition, pci 6152 drives this pin on ? address parity error ? posted write data parity error on target bus ? secondary bus s_serr_l asserted ? master abort during posted write transaction ? target abort during posted write transaction ? posted write transaction discarded ? delayed write request discarded ? delayed read request discarded ? delayed transaction master timeout this signal is pulled up through an external resistor. p_req_l pts primary request: this is asserted by pci 6152 to indicate that it wants to start a transaction on the primary bus. pci 6152 deasserts this pin for at least 2 pci clock cycles before asserting it again. p_gnt_l pi primary grant: when asserted, pci 6152 can access the primary bus. during idle and p_gnt_l asserted, pci 6152 will drive p_ad, p_cbe and p_par to valid logic level.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 16 5.2 secondary bus interface signals name type description s_ad[31:0] pts secondary address/data: multiplexed address and data bus. address is indicated by s_frame_l assertion. write data is stable and valid when s_irdy_l is asserted and read data is stable and valid when s_trdy_l is asserted. data is transferred on rising clock edges when both s_irdy_l and s_trdy_l are asserted. during bus idle, pci 6152 drives s_ad to a valid logic level when the s_gnt_l is asserted s_cbe[3:0] pts secondary command/byte enables: multiplexed command field and byte enable field. during the address phase, the initiator drives the transaction type on these pins. after that the initiator drives the byte enables during data phases. during bus idle, pci 6152 drives s_cbe[3:0] to a valid logic level when the internal grant is asserted. s_par pts secondary parity: parity is even across s_ad[31:0], s_cbe[3:0], and s_par (i.e. an even number of ? 1 ? s). s_par is an input and is valid and stable one cycle after the address phase (indicated by assertion of s_frame_l) for address parity. for write data phases, s_par is an input and is valid one clock after s_irdy_l is asserted. for read data phase, s_par is an output and is valid one clock after s_trdy_l is asserted. signal s_par is three-stated one cycle after the s_ad lines are three-stated. during bus idle, pci 6152 drives s_par to a valid logic level when the internal grant is asserted. s_frame_l psts secondary frame: driven by the initiator of a transaction to indicate the beginning and duration of an access. the deassertion of s_frame_l indicates the final data phase requested by the initiator. before being three-stated, it is driven to a deasserted state for one cycle s_irdy_l psts secondary irdy: driven by the initiator of a transaction to indicate its ability to complete the current data phase on the primary side. once asserted in a data phase, it is not deasserted until end of the data phase. before being three-stated, it is driven to a deasserted state for one cycle. s_trdy_l psts secondary trdy: driven by the target of a transaction to indicate its ability to complete the current data phase on the primary side. once asserted in a data phase, it is not deasserted until end of the data phase. before being three-stated, it is driven to a deasserted state for one cycle. s_devsel_l psts secondary device select: asserted by the target indicating that the device is accepting the transaction. as a master, pci 6152 waits for the assertion of this signal within 5 cycles of s_frame_l assertion; otherwise, terminate with master abort. before being three-stated, it is driven to a deasserted state for one cycle. s_stop_l psts secondary stop: asserted by the target indicating that the target is requesting the initiator to stop the current transaction. before being three- stated, it is driven to a deasserted state for one cycle. s_perr_l psts secondary parity error: asserted when a data parity error is detected for data received on the primary interface. before being three-stated, it is driven to a deasserted state for one cycle. s_serr_l pi secondary system error: can be driven low by any device to indicate a system error condition.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 17 s_req_l[3:0] pi secondary requests: this is asserted by external device to indicate that it wants to start a transaction on the secondary bus. they are external pulled up through resistors to vdd. s_gnt_l[3:0] po secondary grant: pci 6152 asserts this pin to access the secondary bus. pci 6152 deasserts this pin for at least 2 pci clock cycles before asserting it again. during idle and s_gnt_l asserted, pci 6152 will drive s_ad, s_cbe and s_par to valid logic levels. 5.3 clock signals name type description p_clk i primary clk input: provides timing for all transaction on primary interface. s_clk i secondary clk input: provides timing for all transaction on secondary interface. s_clkout[4:0] o secondary clk output: provides secondary clocks phase synchronous with the p_clk. 5.4 reset signals name type description p_rst_l i primary reset: when p_rst_l is active, outputs and should be asynchronously three-stated and p_serr_l and p_gnt_l floated. s_rst_l po secondary reset: asserted when any of the following conditions is met: 1. signal p_rst_l is asserted. 2. the secondary reset bit in the bridge control register in configuration space is set. when asserted, all control signals are three-stated and zeros are driven on s_ad, s_cbe and s_par. 5.5 hot swap signals name type description enum_l o hot swap interrupt: an open drain bussed signal to signal a change in status for the chip. leave floating if not used. eject i hot swap eject: indicates the status of software connection process. if pin is used to detect the insertion of hot swap devices. pin should be tied to ground if not used. l_stat io hot swap led: indicates the status of software connection process. signal should be pulled down to ground if not used.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 18 5.6 miscellaneous signals name type description p_clkrun_l i/od primary clkrun: used by the central resource to stop the pci clock or to slow it down. if not used, this pin should be connected to ground to signify that pclk is always running. s_clkrun_l i/o secondary clkrun: drive high to stop or slow down secondary pci clock, driven by secondary pci device to keep clock running. if secondary pci devices do not support clkrun#, this pin needs to be pulled low by a 300ohm resistor. bpcc_en i bus/power clock control management pin. when signal is tied high and the pci 6152 is placed in the d3hot power state, the pci 6152 places the secondary bus in the b2 power state. the pci 6152 disables the secondary clocks and drives them to 0. when tied low, placing the pci 6152 in the d3hot power state has no effect on the secondary bus clocks. gpio[3:0] pts general purpose input output pins. these 4 general purpose signals are programmable as either input-only or bi-directional signals by writing the gpio output enable control register eepclk o eeprom clock. this pin is the clock signal to the eeprom interface used during autoload and for vpd functions. eepdata i/o eeprom serial data. this pin is serial data interface to the eeprom. pvio i primary interface i/o voltage this signal must be tied to either 3.3v or 5v, depending on the signaling voltage of the primary interface. svio i secondary interface i/o voltage this signal must be tied to either 3.3v or 5v, depending on the signaling voltage of the secondray interface. goz_l i diagnostic three-state control. this signal, when asserted, three-states all bidirectional and three-statable output pins. this pin must be pulled high or connected to vdd for normal operation. nand_o o nand tree diagnostic output . this signal is dedicated to the diagnostic nand tree. the goz_l signal should be asserted when the nand tree mechanism is used. 5.7 power signals name type description vdd +3.3v vss ground
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 19 6 pin assignment a b c d e f g h j k l m n p vss vss spar vdd 10 11 12 13 14 9 8 7 6 5 4 3 2 1 vdd vss vss vss vdd vdd vdd vdd vdd vss vss sdevsel_l sframe_l sad22 vss sad19 sad16 sreq0_l gpio0 sad29 sad24 sserr_l sad21 sad31 sad28 sirdy_l sad26 sstop_l scbe3_l vss sad18 scbe2_l sad30 sad23 eepd sad25 sperr_l strdy_l sreq1_l sad17 sad27 sad20 vss vdd vdd vdd vdd vdd vss vdd vdd vss vss vss vdd vss vss sgnt0_l sgnt1_l sgnt2_l pad27 gpio2 pad31 srst_l pgnt_l svio sgnt3_l pad24 pad29 sclk0 sclk1 sclk pad28 sclk2 rst_l gpio1 sclk3 pad30 pclk pad25 sclk4 pad26 goz_l pvio nand_o preq_l pad9 pad10 gpio3 pad21 pad12 pad19 pcbe1_l pdevsel_l pframe_l pad20 pad15 pad18 pad22 ptrdy_l pserr_l pad17 pad13 pad11 pstop_l pirdy_l pperr_l eepclk pad14 cbe2_l pad16 ppar pad23 pad8 scbe1_l sad15 sclkrun_l sad14 sad13 enum_l sad10 sad12 sad11 scbe0_l sad8 sad9 sad6 sad5 sad7 sad1 sad0 pad1 sad2 sad4 l_stat sad3 pad7 pad4 pad0 pad6 pad5 pad2 bpcce sreq2_l vss sreq3_l vdd vss vss pidsel cbe3_l vss cbe0_l eject pclkrun_l pad3 pci 6152 top view
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 20 6.1 pci 6152 pinout tables 6.1.1 pin assignment sorted by location location pin name type a01 bpcce i a02 s_cbe_l[1] ts a03 s_ad[15] ts a04 s_ad[13] ts a05 s_ad[10] ts a06 s_cbe_l[0] ts a07 s_ad[05] ts a08 s_ad[04] ts a09 s_ad[01] ts a10 p_ad[01] ts a11 p_ad[03] ts a12 p_ad[06] ts a13 p_cbe_l[0] ts a14 p_clkrun_l ts b01 s_par ts b02 vss p b03 s_clkrun_l ts b04 enum_l ts b05 s_ad[11] ts b06 s_ad[08] ts b07 s_ad[06] ts b08 s_ad[03] ts b09 s_ad[00] ts b10 l_stat ts b11 p_ad[04] ts b12 p_ad[07] ts b13 vss p b14 p_ad[08] ts c01 s_perr_l ts c02 s_serr_l i c03 vss p c04 s_ad[14] ts c05 s_ad[12] ts c06 s_ad[09] ts c07 s_ad[07] ts c08 s_ad[02] ts c09 p_ad[00] ts c10 p_ad[02] ts c11 p_ad[05] ts c12 vss p c13 p_ad[09] ts c14 eject i d01 s_trdy_l sts d02 s_devsel_l sts d03 s_stop_l sts d04 vss p d05 vss p d06 vdd p d07 vdd p d08 vdd p d09 vdd p d10 vss p d11 vss p d12 p_ad[10] ts d13 p_ad[11] ts d14 p_ad[12] ts e01 eepd i/o e02 s_frame_l sts e03 s_irdy_l sts e04 vss p e11 vss p e12 p_ad[13] ts e13 p_ad[14] ts e14 p_ad[15] ts f01 s_ad[17] ts f02 s_ad[16] ts f03 s_cbe_l[2] ts f04 vdd p f11 vdd p f12 p_cbe_l[1] ts f13 p_par ts f14 p_serr_l od g01 s_ad[20] ts g02 s_ad[19] ts g03 s_ad[18] ts g04 vdd p g11 vdd p g12 p_perr_l sts g13 eepclk o g14 p_stop_l sts h01 s_ad[21] ts h02 s_ad[22] ts h03 s_ad[23] ts h04 vdd p h11 vdd p h12 p_irdy_l sts h13 p_trdy_l sts h14 p_devsel_l sts j01 s_cbe_l[3] ts j02 s_ad[24] ts j03 s_ad[25] ts j04 vdd p j11 vdd p
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 21 j12 p_ad[16] ts j13 p_cbe_l[2] sts j14 p_frame_l sts k01 s_ad[26] ts k02 gpio[0] ts k03 s_ad[27] ts k04 vss p k11 vss p k12 p_ad[19] ts k13 p_ad[18] ts k14 p_ad[17] ts l01 s_ad[28] ts l02 s_ad[29] ts l03 s_ad[30] ts l04 vss p l05 vss p l06 vdd p l07 vdd p l08 vdd p l09 vdd p l10 vss p l11 vss p l12 p_ad[22] ts l13 p_ad[21] ts l14 p_ad[20] ts m01 s_ad[31] ts m02 s_req_l[0] i m03 vss p m04 s_gnt_l[2] o m05 s_clk i m06 s_clk_o[1] o m07 s_clk_o[4] o m08 p_clk i m09 p_req_l o m10 p_ad[29] ts m11 p_ad[26] ts m12 vss p m13 gpio[3] i/o m14 p_ad[23] ts n01 s_req_l[1] i n02 vss p n03 s_gnt_l[0] o n04 s_gnt_l[3] o n05 s_vio i n06 s_clk_o[2] o n07 nand_out o n08 gpio[1] i/o n09 p_gnt_l i n10 p_ad[30] ts n11 p_ad[27] ts n12 p_ad[24] ts n13 vss p n14 p_idsel i p01 s_req_l[2] i p02 s_req_l[3] i p03 s_gnt_l[1] o p04 s_rst_l o p05 s_clk_o[0] o p06 s_clk_o[3] o p07 goz_l i p08 rst_l i p09 p_vio i p10 p_ad[31] ts p11 p_ad[28] ts p12 p_ad[25] ts p13 gpio[2] i/o p14 p_cbe_l[3] ts
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 22 6.1.2 pin assignment sorted by signal name location pin name type a01 bpcce i g13 eepclk o e01 eepd i/o c14 eject i b04 enum_l ts p07 goz_l i k02 gpio[0] ts n08 gpio[1] i/o p13 gpio[2] i/o m13 gpio[3] i/o b10 l_stat ts n07 nand_out o c09 p_ad[00] ts a10 p_ad[01] ts c10 p_ad[02] ts a11 p_ad[03] ts b11 p_ad[04] ts c11 p_ad[05] ts a12 p_ad[06] ts b12 p_ad[07] ts b14 p_ad[08] ts c13 p_ad[09] ts d12 p_ad[10] ts d13 p_ad[11] ts d14 p_ad[12] ts e12 p_ad[13] ts e13 p_ad[14] ts e14 p_ad[15] ts j12 p_ad[16] ts k14 p_ad[17] ts k13 p_ad[18] ts k12 p_ad[19] ts l14 p_ad[20] ts l13 p_ad[21] ts l12 p_ad[22] ts m14 p_ad[23] ts n12 p_ad[24] ts p12 p_ad[25] ts m11 p_ad[26] ts n11 p_ad[27] ts p11 p_ad[28] ts m10 p_ad[29] ts n10 p_ad[30] ts p10 p_ad[31] ts a13 p_cbe_l[0] ts f12 p_cbe_l[1] ts j13 p_cbe_l[2] sts p14 p_cbe_l[3] ts m08 p_clk i a14 p_clkrun_l ts h14 p_devsel_l sts j14 p_frame_l sts n09 p_gnt_l i n14 p_idsel i h12 p_irdy_l sts f13 p_par ts g12 p_perr_l sts m09 p_req_l o f14 p_serr_l od g14 p_stop_l sts h13 p_trdy_l sts p09 p_vio i p08 rst_l i b09 s_ad[00] ts a09 s_ad[01] ts c08 s_ad[02] ts b08 s_ad[03] ts a08 s_ad[04] ts a07 s_ad[05] ts b07 s_ad[06] ts c07 s_ad[07] ts b06 s_ad[08] ts c06 s_ad[09] ts a05 s_ad[10] ts b05 s_ad[11] ts c05 s_ad[12] ts a04 s_ad[13] ts c04 s_ad[14] ts a03 s_ad[15] ts f02 s_ad[16] ts f01 s_ad[17] ts g03 s_ad[18] ts g02 s_ad[19] ts g01 s_ad[20] ts h01 s_ad[21] ts h02 s_ad[22] ts h03 s_ad[23] ts j02 s_ad[24] ts j03 s_ad[25] ts k01 s_ad[26] ts k03 s_ad[27] ts l01 s_ad[28] ts l02 s_ad[29] ts l03 s_ad[30] ts m01 s_ad[31] ts a06 s_cbe_l[0] ts a02 s_cbe_l[1] ts f03 s_cbe_l[2] ts j01 s_cbe_l[3] ts
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 23 m05 s_clk i p05 s_clk_o[0] o m06 s_clk_o[1] o n06 s_clk_o[2] o p06 s_clk_o[3] o m07 s_clk_o[4] o b03 s_clkrun_l ts d02 s_devsel_l sts e02 s_frame_l sts n03 s_gnt_l[0] o p03 s_gnt_l[1] o m04 s_gnt_l[2] o n04 s_gnt_l[3] o e03 s_irdy_l sts b01 s_par ts c01 s_perr_l ts m02 s_req_l[0] i n01 s_req_l[1] i p01 s_req_l[2] i p02 s_req_l[3] i p04 s_rst_l o c02 s_serr_l i d03 s_stop_l sts d01 s_trdy_l sts n05 s_vio i d06 vdd p d07 vdd p d08 vdd p d09 vdd p f04 vdd p f11 vdd p g04 vdd p g11 vdd p h04 vdd p h11 vdd p j04 vdd p j11 vdd p l06 vdd p l07 vdd p l08 vdd p l09 vdd p b02 vss p b13 vss p c03 vss p c12 vss p d04 vss p d05 vss p d10 vss p d11 vss p e04 vss p e11 vss p k04 vss p k11 vss p l04 vss p l05 vss p l10 vss p l11 vss p m03 vss p m12 vss p n02 vss p n13 vss p
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 24 7 configuration registers 7.1 configuration space map ? transparent mode 31-24 23-16 15-8 7-0 address device id vendor id 00h primary status primary command 04h class code revision id 08h reserved header type primary latency timer cache line size 0ch reserved 10h ? 17h secondary latency timer subordinate bus number secondary bus number primary bus number 18h secondary status i/o limit i/o base 1ch memory limit memory base 20h prefetchable memory limit prefetchable memory base 24h prefetchable memory base upper 32 bits 28h prefetchable memory limit upper 32 bits 2ch i/o limit upper 16 bits i/o base upper 16 bits 30h reserved ecp pointer 34h reserved 38h bridge control interrupt pin interrupt line 3ch arbiter control chip control 40h reserved 44h-67h reserved secondary clock control 68h clkrun reserved reserved power management capabilities next item ptr = 90 capability id = 01 80h data pmcsr bridge support power management csr 84h reserved 88-8fh reserved hscsr = 00 next item ptr = a0 capability id = 06 90h reserved hot swap switch 94hh reserved 98h-9fh vpd register = 0000 next item ptr = 00 capability id = 03 a0h vpd data register = 0000_0000 a4h
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 25 reserved a8h-bfh arbiter control reserved miscellaneous control reserved c0h reserved gpio control miscellaneous control c4h eeprom data eeprom address eeprom control c8h test register reserved cch reserved d0h-efh subsystem id subsystem vendor id f0h reserved f4h-ffh
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 26 7.2 configuration register description vendor id register (read only) - offset 0h defaults to 3388(h). device id register (read only) - offset 2h defaults to 0021(h). (note: r/w - read/write, r/o - read only, r/wc - read/ write 1 to clear) primary command register (read/write) - offset 4h bit function type description 0 i/o space enable r/w controls the bridge ? s response to i/o accesses on the primary interface. 0=ignore i/o transaction 1=enable response to i/o transaction reset to 0. 1 memory space enable r/w controls the bridge ? s response to memory accesses on the primary interface. 0=ignore all memory transaction 1=enable response to memory transaction reset to 0. 2 bus master enable r/w controls the bridge ? s ability to operate as a master on the primary interface. 0=do not initiate transaction on the primary interface and disable response to memory or i/o transactions on secondary interface 1=enable the bridge to operate as a master on the primary interface reset to 0. 3 special cycle enable r/o no special cycle implementation ( set to ? 0 ? ). 4 memory write and invalidate enable r/o memory write and invalidate not supported ( set to ? 0 ? ). 5 vga palette snoop enable r/w controls the bridge ? s response to vga compatible palette accesses. 0=ignore vga palette accesses on the primary interface 1=enable response to vga palette writes on the primary interface (i/o address ad[9:0]=3c6h, 3c8h and 3c9h) reset to 0.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 27 6 parity error enable r/w controls the bridge ? s response to parity errors. 0=ignore any parity errors 1=normal parity checking performed reset to 0. 7 wait cycle control r/o pci 6152 performs address / data stepping ( set to ? 1 ? ). 8 p_serr_l enable r/w controls the enable for the p_serr_l pin. 0=disable the p_serr_l driver 1=enable the p_serr_l driver reset to 0. 9 fast back to back enable r/w controls the bridge ? s ability to generate fast back-to-back transactions to different devices on the primary interface. 0=no fast back to back transaction 1=enable fast back to back transaction reset to 0. 10-15 reserved r/o reserved. reset to 0.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 28 primary status register(read/write) ? offset 6h bit function type description 0-3 reserved r/o reserved ( set to ? 0 ? s ). 4 ecp r/o enhanced capabilities port. reads as 1 to indicate pci 6152 supports an enhanced capabilities list. 5 66 mhz r/o 66 mhz capable : indicates if primary interface can run at 66 mhz. this bit is set to ? 0 ? for pci 6152 33bc and set to ? 1 ? for pci 615266. 6 udf r/o no user-definable features ( set to ? 0 ? ). 7 fast back to back capable r/o fast back-to-back write capable on primary side ( set to ? 1 ? ). 8 data parity error detected r/wc it is set when the following conditions are met: 1. p_perr_l is asserted 2. bit 6 of command register is set reset to 0. 9-10 devsel_l timing r/o devsel_l timing ( default to ? 01 ? ) to indicate medium timing . 11 signaled target abort r/wc should be set (by a target device) whenever a target abort cycle occurs. reset to 0. 12 received target abort r/wc set to ? 1 ? (by a master device) when transactions are terminated with target abort. reset to 0. 13 received master abort r/wc set to ? 1 ? (by a master) when transactions are terminated with master abort. reset to 0. 14 signaled system error r/wc should be set whenever p_serr_l is asserted. reset to 0. 15 detected parity error r/wc should be set whenever a parity error is detected regardless of the state of the bit 6 of command register. reset to 0.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 29 revision id register (read only) ? offset 8h defaults to 12h for rev b, 13h for rev ba. this value may vary as new revisions are introduced. class code register (read only) ? offset 9h defaults to 060400h. cache line size register (read/write) ? offset 0ch this register is used when terminating memory write and invalidate transactions and when prefetching. only cache line sizes (in units of 32-bits words) which are power of two are valid (only one bit can be set in this register). reset to 0. primary latency timer register (read/write) ? offset 0dh this register sets the value for master latency timer which starts counting when the master asserts frame_l. reset to 0. header type register (read only) ? offset 0eh hardwired to 01h. primary bus number register (read/write) ? offset 18h programmed with the number of the pci bus to which the primary bridge interface is connected. this value is set with configuration software. reset to 0. secondary bus number register (read/write) ? offset 19h programmed with the number of the pci bus to which the secondary bridge interface is connected. this value is set with configuration software. reset to 0. subordinate bus number register (read/write) ? offset 1ah programmed with the number of the pci bus with the highest number that is subordinate to the bridge. this value is set with configuration software. reset to 0. secondary latency timer (read/write) ? offset 1bh this register is programmed in units of pci bus clocks. reset to 0. the latency timer checks for master accesses on the secondary side that remain unclaimed by any target. i/o base register (read/write) ? offset 1ch this register defines the bottom address of the i/o address range for the bridge. the upper four bits define the bottom address range used by the chip to determine when to forward i/o transactions from one interface to the other. these 4 bits correspond to address bits <15:12> and are writeable. the upper 16 bits corresponding to address bits <31:16> are defined in the i/o base address upper 16 bits register. the address bits <11:0> are assumed to be 000h. the lower four bits (3:0) of this register set to ? 0001 ? (read-only) to indicate 32-bit i/o addressing. reset to 0. i/o limit register (read/write) ? offset 1dh this register defines the top address of the i/o address range for the bridge. the upper four bits define the top address range used by the chip to determine when to forward i/o transactions from one interface to the other. these 4 bits correspond to address bits <15:12> and are writeable. the upper 16 bits corresponding to address bits <31:16> are defined in the i/o limit address upper 16 bits register. the address bits <11:0> are assumed to be fffh. the lower four bits (3:0) of this register set to ? 0001 ? (read-only) to indicate 32-bit i/o addressing. reset to 0.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 30 secondary status register (read/write) ? offset 1eh bit function type description 0-4 reserved r/o reserved ( set to ? 0 ? s ). 5 66 mhz r/o 66 mhz capable : indicates if primary interface can run at 66 mhz. this bit is set to ? 0 ? for pci 6152 33bc and set to ? 1 ? for pci 6152 66bc. 6 udf r/o no user-definable features ( set to ? 0 ? ). 7 fast back to back capable r/o fast back-to-back write capable on secondary port ( set to ? 1 ? ). 8 data parity error detected r/wc it is set when the following conditions are met: 1. sperr_l is asserted 2. bit 6 of command register is set reset to 0. 9-10 devsel_l timing r/o medium devsel_l timing ( set to ? 01 ? ) 11 signaled target abort r/wc should be set (by a target device) whenever a target abort cycle occurs. should be ? 0 ? after reset. reset to 0. 12 received target abort r/wc set to ? 1 ? (by a master device) when transactions are terminated with target abort. reset to 0. 13 received master abort r/wc set to ? 1 ? (by a master) when transactions are terminated with master abort. reset to 0. 14 received system error r/wc should be set whenever sserr_l is detected. should be a ? 0 after reset. reset to 0. 15 detected parity error r/wc should be set whenever a parity error is detected regardless of the state of the bit 6 of command register. reset to 0.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 31 memory base register (read/write) ? offset 20h this register defines the base address of the memory-mapped address range for forwarding the cycle through the bridge. the upper twelve bits corresponding to address bits <31:20> are writeable. the lower 20 address bits (19:0) are assumed to be 00000h. the 12 bits are reset to 0. the lower 4 bits are read only and set to 0. memory limit register (read/write) ? offset 22h this register defines the upper limit address of the memory-mapped address range for forwarding the cycle through the bridge. the upper twelve bits corresponding to address bits <31:20> are writeable. the 12 bits are reset to 0. the lower 4 bits are read only and are set to 0. the lower 20 address bits (19:0) are assumed to be fffffh. reset to 0. prefetchable memory base register (read/write) - offset 24h this register defines the base address of the prefetchable memory-mapped address range for forwarding the cycle through the bridge. the upper twelve bits corresponding to address bits <31:20> are writeable. the 12 bits are reset to 0. the lower 4 bits are read only and are set to 0. the lower 20 address bits (19:0) are assumed to be 00000h. reset to 0. prefetchable memory limit register (read/write) ? offset 26h this register defines the upper limit address of the memory-mapped address range for forwarding the cycle through the bridge. the upper twelve bits correspond to address bits <31:20> are writeable. the 12 bits are reset to 0. the lower 4 bits are read only and are set to 0. the lower 20 address bits (19:0) are assumed to be fffffh. reset to 0. prefetchable memory base register upper 32 bits (read/write) ? offset 28h this register defines the upper 32 bit <63:32> memory base address of the prefetchable memory-mapped address for forwarding the cycle through the bridge. reset to 0. prefetchable memory limit register upper 32 bits (read/write) ? offset 2ch this register defines the upper 32 bit <63:32> memory limit address of the prefetchable memory-mapped address for forwarding the cycle through the bridge. reset to 0. i/o base address upper 16 bits register (read/write) ? offset 30h this register defines the upper 16 bits of a 32-bit base i/o address range used for forwarding the cycle through the bridge. reset to 0. i/o limit address upper 16 bits register (read/write) ? offset 32h this register defines the upper 16 bits of a 32-bit limit i/o address range used for forwarding the cycle through the bridge. reset to 0. ecp pointer (read/only) ? offset 34h bit function type description 7-0 ecp pointer r/o enhanced capabilities port offset pointer. this register reads as 80h to indicate the offset of the power management registers.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 32 interrupt pin register (read only) ? offset 3dh reads as 0 to indicate that pci 6152 does not use any interrupt pin. bridge control register (read/write) ? offset 3eh bit function type description 0 parity error response enable r/w controls the bridge ? s response to parity errors on the secondary interface. 0=ignore address and data parity errors on the secondary interface 1=enable parity error reporting and detection on the secondary interface reset to 0. 1 s_serr_l enable r/w controls the forwarding of s_serr_l to the primary interface. 0=disable the forwarding s_serr_l to primary 1=enable the forwarding of s_serr_l to primary reset to 0. 2 isa enable r/w controls the bridge ? s response to isa i/o addresses, which is limited to the first 64k. 0=forward all i/o addresses in the range defined by the i/o base and i/o limit registers 1=block forwarding of isa i/o addresses in the range defined by the i/o base and i/o limit registers that are in the first 64k of i/o space that address the last 768 bytes in each 1kbytes block. secondary i/o transactions are forwarded upstream if the address falls within the last 768 bytes in each 1kbytes block reset to 0. 3 vga enable r/w controls the bridge ? s response to vga compatible addresses. 0=do not forward vga compatible memory and i/o addresses from primary to secondary 1=forward vga compatible memory and i/o address from primary to secondary regardless of other settings reset to 0. 4 reserved r/o reserved ( set to 0 ).
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 33 5 master abort mode r/w controls the bridge behavior in responding to master aborts on secondary interface 0=do not report master aborts (return ffff_ffffh on reads and discards data on writes) 1=report master aborts by signaling target abort if possible by the assertion of p_serr_l if enabled reset to 0. note: during lock cycles, pci 6152 ignores this bit, and always completes the cycle as a target abort. 6 secondary interface reset r/w forces the assertion of s_rst_l signal pin on the secondary interface. 0=do not force the assertion of s_rst_l pin 1=force the assertion of s_rst_l pin reset to 0. 7 fast back to back enable r/w controls the bridge ? s ability to generate fast back-to-back transactions to different devices on the secondary interface. 0=no fast back to back transaction 1=enable fast back to back transaction reset to 0. 8-11 reserved r/w can be used as a software register 15-12 reserved r/o reserved ( set to ? 0 ? s ). chip control register (read/write) ? offset 40h bit function type description 3-0 reserved r/o reserved (set to 0) 4 secondary bus prefetch disable r/w controls pci 6152 ? s ability to prefetch during upstream memory read transactions. when 0 the chip prefetches and does not forward byte enable bits during memory read transactions. when 1, pci 6152 requests only one dword from the target during memory read transactions and forwards read enable bits. pci 6152 returns a target disconnect to the requesting master on the first data transfer. memory read line and memory read multiple transactions are still prefetchable. reset to 0. 7-6 reserved r/o reserved
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 34 arbiter control register (read/write) ? offset 42h bit function type description 3-0 arbiter control r/w each bit controls whether a secondary bus master is assigned to the high priority group or the low priority group. bits [3:0] correspond to request inputs s_req_l[3:0], respectively. reset value is 0. 6-4 reserved r/o reserved 8-7 reserved r/w can be used as software register 9 pci 6152 priority r/w defines whether the secondary port of pci 6152 is in high priority group or the low priority group 0=low priority group 1=high priority group. reset to 1. 15:10 reserved r/o reserved (set to ? 0 ? s) secondary clock control register (read/write) ? offset 68h bit function type description 1:0 clock 0 disable r/w if either bit is 0, s_clkout[0] is enabled. when both bits are 1, s_clkout[0] is disabled. 3:2 clock 1 disable r/w if either bit is 0, s_clko[1] is enabled. when both bits are 1, s_clko[1] is disabled. 5:4 clock 2 disable r/w if either bit is 0, s_clko[2] is enabled. when both bits are 1, s_clko[2] is disabled. 7:6 clock 3 disable r/w if either bit is 0, s_clko[3] is enabled. when both bits are 1, s_clko[3] is disabled. 8 clock 4 disable r/w if 0, s_clko[3] is enabled. otherwise, it is disabled. 15:9 reserved r/o reserved
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 35 clkrun register (read/write) ? offset 6fh bit function type description 0 secondary clock stop status r/o secondary clock stop status 0 = secondary clock not stopped 1 = secondary clock stopped defaults to 0 1 secondary clkrun enable r/w secondary clkrun protocol enable 0 = disable 1 = enable defaults to 0 2 primary clock stop r/w primary clock stop 0 = allow primary clock to stop if secondary clock is stopped 1 = always keep primary clock running defaults to 0 3 primary clkrun enable r/w primary clkrun protocol enable 0 = disable 1 = enable defaults to 0 4 clkrun mode r/w clkrun mode 0 = stop the secondary clock only on request from the primary bus 1 = stop the secondary clock whenever the secondary bus is idle and there are no requests from the primary bus. defaults to 0
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 36 hot swap and power management registers capability identifier (r/o) - offset 80h this register is set to 01h to indicate power management interface registers. next item pointer (r/o) ? offset 81h set to 90h. this field provides an offset into the function's pci configuration space pointing to the location of next item in the function's capability list. in pci 6152, this points to the hot swap registers. power management capabilities(r/o) ? offset 82h bit function type description 0-2 version r/o this register is set to 001b, indicating that this function complies with rev 1.0 of the pci power management interface specification 3 pme clock r/o this bit is a '0', indicating that pci 6152 does not support pme# signaling. 4 auxiliary power source r/o this bit is set to ? 0 ? since pci 6152 does not support pme# signaling 5 dsi r/o device specific initialization . returns ? 0 ? indicating that pci 6152 does not need special initialization 6-8 reserved r/o reserved 9 d1 support r/o returns ? 1 ? indicating that pci 6152 supports the d1 device power state 10 d2 support r/o returns ? 1 ? indicating that pci 6152 supports the d2 device power state 11-15 pme support r/o set to ? f602 ? in revision ba. set to ? 7e02 ? in revision cc.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 37 power management control/ status(r/w) ? offset 84h bit function type description 0-1 power state r/w this 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. the definition of the field values is given below. 00b - d0 01b - d1 : valid only if d1 capable bit is 1 10b - d2 : valid only if d2 capable bit is 1 11b - d3hot : if bcppe is 1, sclk output will be stopped 2-7 reserved r/o reserved 8 pme enable r/o this bit is set to ? 0 ? since pci 6152 does not support pme# signaling 9-12 data select r/w this 4-bit field is used to select which data is to be reported through the data registers and data scale field 13-14 data scale r/o this 2-bit field indicates the scaling factor to be used when interpreting the value of the data register. the value and meaning of this field will vary depending on which data value has been selected by the data select field 15 pme status r/o this bit is set to ? 0 ? since pci 6152 does not support pme# signaling pmcsr bridge support(r/w) ? offset 86h bit function type description 0-5 reserved r/o reserved 6 b2/b3 support for d3hot r/o this bit returns a ? 1 ? when read indicating that when pci 6152 is programmed to d3hot state the secondary bus ? s clock is stopped. 7bus power control enable r/o returns ? 1 ? indicating that the power management state of the secondary bus follows that of pci 6152 with one exception , d3hot state. data register(r/w) ? offset 87h bit function type description 0-7 data register r/o this register is used to report the state dependent data requested by the data select field. the value of this register is scaled by the value reported by the data scale field. this register is eeprom loadable capability identifier (r/o) - offset 90h this register is set to 06h to indicate hot swap interface registers. next item pointer (r/o) - offset 91h set to a0h. this field provides an offset into the function's pci configuration space pointing to the location of next item in the function's capability list. in pci 6152, this points to the vital product data (vpd) registers.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 38 hot swap register(r/w) ? offset 92h bit function type description 0 reserved r/o reserved 1 enum# mask status r/w enables or disables enum# assertion 0 = enable enum# signal 1 = mask off enum# signal 2 reserved r/o reserved 3 led status r/w indicates if led is on or off. writing a ? 1 ? to this bit drives the lstat signal high. writing a ? 0 ? drives the pin low. 0 = led is off 1 = led is on 4-5 reserved r/o reserved 6 extraction state w1tc indicates assertion of enum# due to the device being extracted. writing a ? 1 ? to this bit clears the status. 0 = enum# is set to ? 1 ? 1 = enum# is asserted low 7 insertion state w1tc indicates assertion of enum# due to the device being inserted. writing a ? 1 ? to thisbit clears the status 0 = enum# is set to ? 1 ? 1 = enum# is asserted low hot swap switch (r/w) ? offset 94h bit function type description 0 hot swap extraction switch r/o hot swap extraction switch : software switch used to signal extraction of board. if set, board is in inserted state. writing a ? 0 ? to this bit will signal the pending extraction of the board. 1-7 reserved r/o reserved capability identifier (r/o) - offset a0h this register is set to 03h to indicate vpd registers. next item pointer (r/o) - offset a1h set to 00h. end of capability list.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 39 vpd register (r/w) ? offset a2h bit function type description 1-0 reserved r/o reserved 7-2 vpd address r/w vpd address: contains dword address that will be used when generating a read or write cycle to the vpd table. 14-8 reserved r/o reserved 15 vpd operation r/w vpd operation: writing a ? 0 ? to this bit generates a read cycle from the eeprom at the vpd address specified in bits 7-2 of this register. this bit will remain at a logic ? 0 ? value until eeprom cycle is finished, then it be set to ? 1 ? . data for reads is available at register 9ch writing a ? 1 ? to this bit generates a write cycle to the eeprom at the vpd address specified in bits 7-2 of this register. this bit will remain at a logic ? 1 ? value until eeprom cycle is finished, then it be cleared to ? 0 ? . vpd data register (r/w) ? offset a4h bit function type description 31-0 vpd data r/w vpd data (eeprom data[addr + 0x40]) - the least significant byte of this register corresponds to the byte of vpd at the address specified by the vpd address register. the data read from or written to this register uses the normal pci byte transfer capabilities. reads to this register will return the last data read from or written to the eeprom.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 40 miscellaneous control register (r/w) ? offset c1h bit function type description 0 isa io r/w this bit enables several i/o addresses to be located behind pci 6152. if set, the following i/o addresses belong to the secondary bus. ? 0207h ? 0200h : game port ? 038bh ? 0388h : fm ? 0233h ? 0220h: audio ? 0331h ? 0330h: midi 1 memory read line control r/w if 1, pci 6152 will always stop prefetch on cacheline boundaries on memory read line transactions. 2 read be control r/w if 1, pci 6152 will force all byte enables to be active during read burst cycles. 3 reserved r/w reserved. 4 low priority group fixed arbitration r/w if 1, the low priority group uses the fixed priority arbitration scheme, otherwise a rotating priority arbitration scheme is used 5 low priority group arbitration order r/w this bit is only valid when the low priority arbitration group is set to a fixed arbitration scheme. if 1, priority decreases in ascending numbers of the master, for example master #4 will have higher priority than master #3. if 0, the reverse is true. this order is relative to the master with the highest priority for this group, as specified in bits 7-4 of this register. 6 high priority group fixed arbitration r/w if 1, the high priority group uses the fixed priority arbitration scheme, otherwise a rotating priority arbitration scheme is used 7 high priority group arbitration order r/w this bit is only valid when the high priority arbitration group is set to a fixed arbitration scheme. if 1, priority decreases in ascending numbers of the master, for example master #4 will have higher priority than master #3. if 0, the reverse is true. this order is relative to the master with the highest priority for this group, as specified in bits 11-8 of this register.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 41 internal arbiter control register - offset c3h bit function type description 0-3 highest priority master in low priority group r/w controls which master in the low priority group has the highest priority. it is valid only if the group uses the fixed arbitration scheme. 0000 : master#0 has highest priority 0001 : ? 1001 : pci 6152 has highest priority 1010-1111 : reserved 4-7 highest priority master in high priority group r/w controls which master in the high priority group has the highest priority. it is valid only if the group uses the fixed arbitration scheme. 0000 : master#0 has highest priority 0001 : ? 1001 : pci 6152 has highest priority 1010-1111 : reserved miscellaneous control register (r/w) ? offset c4h bit function type description 0-2 reserved r/o reserved 3sgnt_l deassertion r/w if 1, pci 6152 deasserts sgnt_l 1 clock after pgnt_l is deasserted, else, sgnt_l is deasserted at the same time as pgnt_l. this bit defaults to 1 in rev b and rev ba parts. 4 secondary to primary transaction delay r/w specify delay for transactions going from secondary to primary pci interface 0 = delay secondary bus to primary bus transfer by 2 pclk 1 = delay secondary bus to primary bus transfer by 1 pclks 5 primary to secondary transaction delay r/w specify delay for transactions going from primary to secondary pci interface 0 = delay primary bus to secondary bus transfer by 2 pclk 1 = delay primary bus to secondary bus transfer by 1 pclks 6retry secondary master r/w if 0, and if pci 6152 has been granted access to the primary bus, and a secondary master initiates a cycle to access the primary bus while it is still busy, pci 6152 will wait for the primary bus to be idle instead of immediately retrying the secondary master. if 1, pci 6152 will immediately retry the secondary master if granted access to the primary bus while the primary bus is busy. 7 back to back cycle enable r/w this bit enables back to back cycles on the primary interface, if bit 9 of the primary command register is also enabled.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 42 gpio control register (r/w) ? offset c5h bit function type description 0 gpio0 input r/o contains the state of the gpio0 pin 1 gpio0 output enable r/w if 1, gpio0 is configured as output. if 0, gpio0 is an input pin 2 gpio0 output register r/w value written here will be output to gpio0 pin if configured as output 3 reserved r/o reserved 4 gpio1 input r/o contains the state of the gpio1 pin 5 gpio1 output enable r/w if 1, gpio1 is configured as output. if 0, gpio1 is an input pin 6 gpio1 output register r/w value written here will be output to gpio1 pin if configured as output 7 reserved r/o reserved 8 gpio2 input r/o contains the state of the gpio2 pin 9 gpio2 output enable r/w if 1, gpio2 is configured as output. if 0, gpio2 is an input pin 10 gpio2 output register r/w value written here will be output to gpio2 pin if configured as output 11 reserved r/o reserved 12 gpio3 input r/o contains the state of the gpio3 pin 13 gpio3 output enable r/w if 1, gpio3 is configured as output. if 0, gpio3 is an input pin 14 gpio3 output register r/w value written here will be output to gpio3 pin if configured as output 15 reserved r/o reserved
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 43 eeprom control - offset c8 bit function type description 0 start r/w starts the eeprom read or write cycle. 1eeprom command r/w controls the command sent to the eeprom 1 : write 0 : read 2eeprom error r/o this bit is set to 1 if eeprom ack was not received during eeprom cycle. 3eeprom autoload successful r/o this bit is set to 1 if eeprom autoload occurred succesfully after reset, and some configuration registers were loaded with values programmed in the eeprom. if zero, eeprom autoload was unsuccessful or was disabled. 5-4 reserved r/o reserved. returns ? 0 ? when read. 7-6 eeprom clock rate r/w controls frequency of eeprom clock. eeprom clock is derived from the primary pci clock. 00 = reserved 01 = pclk/256 (used for 33 mhz pci) 10 = pclk/128 11 = pclk (test mode) defaults to 01 eeprom address - offset c9h bit function type description 0 reserved r/o reserved 7-1 eeprom address r/w word address for eeprom cycle. eeprom data - offset cah bit function type description 15-0 eeprom data r/w contains data to be written to the eeprom. during reads, this register contains data received from the eeprom after a read cycle has completed.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 44 pci 6152 test register - offset cdh bit function type description 3-7 reserved r/o reserved pci 6152 test register - offset ceh bit function type description 3-7 reserved r/o reserved pci 6152 test register - offset cfh bit function type description 0eeprom autoload control r/w if 1, disables eeprom autoload 1 fast eeprom autoload r/w if 1, speeds up eeprom autoload 2eeprom autoload status r/o status of eeprom autoload 3-7 reserved r/o reserved subsystem vendor id (read only)- offset f0h this register is a nonstandard implementation of the subsystem vendor id register. it is eeprom loadable. defaults to 3388h subsystem id (read only) - offset f2h this register is a nonstandard implementation of the subsystem id register. it is eeprom loadable. defaults to 0021h
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 45 8 pci bus operation this chapter presents detailed information about pci transactions pci 6152 responds to and transactions initiated by the pci 6152. pci 6152 provides a simple, but complete pci-to-pci bridge capability, allowing pci master and slave on its either side. it passes control and data between primary and secondary bus to guarantee complete visibility from either side. pci 6152 is designed to behave like an intelligent buffer. pci 6152 achieves its zero wait state bridging function by controlling the direction of control and data. it divides control and data into 3 signal groups; the frame#/irdy#/cbe#, devsel_l/trdy#/stop#, and ad signal groups. direction of frame#/irdy#/cbe# is determined by p_gnt#. if p_gnt# is asserted at the time frame# is active, direction of devsel_l/trdy#/stop# is determined by address decode, as described in the address decode section. direction of ad[31:0] is determined by the combination of address decode and location of slave. 8.1 types of transactions this section provides a summary of pci transactions performed by pci 6152. table 8 ? 1 lists the command code and name of each pci transaction. the master and target columns indicate support for each transaction when pci 6152 initiates transactions as a master, on the primary bus and on the secondary bus, and when pci 6152 responds to transactions as a target, on the primary bus and on the secondary bus. table 8 ? 1 pci transactions type of transaction initiates as master responds as target primary secondary primary secondary 0000 interrupt acknowledge nnnn 0001 special cycle y y n n 0010 i/o read yyyy 0011 i/o write yyyy 0100 reserved nnnn 0101 reserved nnnn 0110 memory read yyyy 0111 memory write yyyy 1000 reserved nnnn 1001 reserved nnnn 1010 configuration read n y y n 1011 configuration write type 1 y y type 1 1100 memory read multiple yyyy 1101 dual address cycle yyyy 1110 memory read line yyyy 1111 memory write and invalidate yyyy
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 46 as indicated in table 8 ? 1, the following pci commands are not supported by pci 6152: ? pci 6152 never initiates a pci transaction with a reserved command code and, as a target, pci 6152 ignores reserved command codes. ? pci 6152 never initiates an interrupt acknowledge transaction and, as a target, pci 6152 ignores interrupt acknowledge transactions. interrupt acknowledge transactions are expected to reside entirely on the primary pci bus closest to the host bridge. ? pci 6152 does not respond to special cycle transactions. to generate special cycle transactions on other pci buses, either upstream or downstream, a type 1 configuration command must be used. ? pci 6152 does not generate type 0 configuration transactions on the primary interface, nor does it respond to type 0 configuration transactions on the secondary pci interface. the pci-to-pci bridge architecture specification does not support configuration from the secondary bus. 8.2 address phase a 32-bit address uses a single address phase. this address is driven on ad<31:0>, and the bus command is driven on p_cbe[3:0] 8.3 device select (devsel_l) generation pci 6152 always performs positive address decoding when accepting transactions on either the primary or secondary buses. pci 6152 never subtractively decodes. medium devsel_l timing is used on both interfaces. 8.4 data phase the address phase or phases of a pci transaction are followed by one or more data phases. a data phase is completed when irdy# and either trdy# or stop# are asserted. a transfer of data occurs only when both irdy# and trdy# are asserted during the same pci clock cycle. the last data phase of a transaction is indicated when frame# is de-asserted and both trdy# and irdy# are asserted, or when irdy# and stop# are asserted.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 47 8.5 write transactions acting as pci bus extender, pci 6152 responds differently according to the address and initiator. case 1: primary master access device on primary bus pci 6152 will forward all pci signals from primary to secondary so that any device there can track the pci bus. case 2: primary master access device on secondary bus pci 6152 will forward address, command, data, byte enable, p_irdy# to secondary while forwarding s_devsel_l, s_trdy# and s_stop# to primary bus. case 3: secondary master access device on secondary bus pci 6152 will forward all pci signals from secondary to primary so that any device there can track the pci bus. case 4: secondary master access device on primary bus pci 6152 will forward address, command, data, byte enable, s_irdy# to primary while forwarding p_devsel_l, p_trdy# and p_stop# to secondary. 8.6 read transactions pci 6152 responds according to the address and initiator of the read command. case 1: primary master access device on primary bus pci 6152 will not forward pci signals from primary to secondary. case 2: primary master access device on secondary bus pci 6152 will forward address, command, byte enable, p_irdy# to secondary while forwarding data, s_devsel_l, s_trdy# and s_stop# to primary bus. case 3: secondary master access device on secondary bus pci 6152 will not forward pci signals from secondary to primary, except in the case of dummy arbitration. case 4: secondary master access device on primary bus pci 6152 will forward address, command, byte enable, s_irdy# to primary while forwarding data, p_devsel_l, p_trdy# and p_stop# to secondary.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 48 8.7 configuration transactions configuration transactions are used to initialize a pci system. every pci device has a configuration space that is accessed by configuration commands. all registers are accessible in configuration space only. in addition to accepting configuration transactions for initialization of its own configuration space, pci 6152 also forwards configuration transactions for device initialization in hierarchical pci systems, as well as for special cycle generation. to support hierarchical pci bus systems, two types of configuration transactions are specified: type 0 and type 1. type 0 configuration transactions are issued when the intended target resides on the same pci bus as the initiator. a type 0 configuration transaction is identified by the configuration command and the lowest 2 bits of the address set to 00b. type 1 configuration transactions are issued when the intended target resides on another pci bus, or when a special cycle is to be generated on another pci bus. a type 1 configuration command is identified by the configuration command and the lowest 2 address bits set to 01b. the register number is found in both type 0 and type 1 formats and gives the dword address of the configuration register to be accessed. the function number is also included in both type 0 and type 1 formats and indicates which function of a multifunction device is to be accessed. for single-function devices, this value is not decoded. type 1 configuration transaction addresses also include a 5-bit field designating the device number that identifies the device on the target pci bus that is to be accessed. in addition, the bus number in type 1 transactions specifies the pci bus to which the transaction is targeted. 8.7.1 type 0 access to pci 6152 the configuration space is accessed by a type 0 configuration transaction on the primary interface. the configuration space cannot be accessed from the secondary bus. pci 6152 responds to a type 0 configuration transaction by asserting p_devsel_l when the following conditions are met during the address phase: ? the bus command is a configuration read or configuration write transaction. ? low 2 address bits p_ad<1:0> must be 00b. ? signal p_idsel must be asserted. ? the function code is 0. pci 6152 limits all configuration accesses to a single dword data transfer and returns a target disconnect with the first data transfer if additional data phases are requested. because read transactions to configuration space do not have side effects, all bytes in the requested dword are returned, regardless of the value of the byte enable bits. type 0 configuration write and read transactions do not use data buffers; that is, these transactions are completed immediately. pci 6152 ignores all type 0 transactions initiated on the secondary interface.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 49 8.7.2 type 1 to type 0 translation type 1 configuration transactions are used specifically for device configuration in a hierarchical pci bus system. a pci-to-pci bridge is the only type of device that should respond to a type 1 configuration command. type 1 configuration commands are used when the configuration access is intended for a pci device that resides on a pci bus other than the one where the type 1 transaction is generated. pci 6152 performs a type 1 to type 0 translation when the type 1 transaction is generated on the primary bus and is intended for a device attached directly to the secondary bus. pci 6152 must convert the configuration command to a type 0 format so that the secondary bus device can respond to it. type 1 to type 0 translations are performed only in the downstream direction; that is, pci 6152 generates a type 0 transaction only on the secondary bus, and never on the primary bus. pci 6152 responds to a type 1 configuration transaction and translates it into a type 0 transaction on the secondary bus when the following conditions are met during the address phase: ? the low 2 address bits on p_ad<1:0> are 01b. ? the bus number in address field p_ad<23:16> is equal to the value in the secondary bus number register in configuration space. ? the bus command on p_cbe<3:0> is a configuration read or configuration write transaction. when pci 6152 translates the type 1 transaction to a type 0 transaction on the secondary interface, it performs the following translations to the address: ? sets the low 2 address bits on s_ad<1:0> to 00b. ? decodes the device number and drives the bit pattern specified in table 4 ? 6 on s_ad<31:16> for the purpose of asserting the device ? s idsel signal. ? sets s_ad<15:11> to 0. ? leaves unchanged the function number and register number fields.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 50 pci 6152 asserts a unique address line based on the device number. these address lines may be used as secondary bus idsel signals. the mapping of the address lines depends on the device number in the type 1 address bits p_ad<15:11>. table 8 ? 2 presents the mapping that pci 6152 uses. table 8 ? 2 device number to idsel s_ad pin mapping device number p_ad<15:11> secondary idsel s_ad<31:16> s_ad bit 0h 00000 0000 0000 0000 0001 16 1h 00001 0000 0000 0000 0010 17 2h 00010 0000 0000 0000 0100 18 3h 00011 0000 0000 0000 1000 19 4h 00100 0000 0000 0001 0000 20 5h 00101 0000 0000 0010 0000 21 6h 0110 0000 0000 0100 0000 22 7h 00111 0000 0000 1000 0000 23 8h 01000 0000 0001 0000 0000 24 9h 01001 0000 0010 0000 0000 25 ah 01010 0000 0100 0000 0000 26 bh 01011 0000 1000 0000 0000 27 ch 01100 0001 0000 0000 0000 28 dh 01101 0010 0000 0000 0000 29 eh 01110 0100 0000 0000 0000 30 fh 01111 1000 0000 0000 0000 31 1fh 11111 generate special cycle (p_ad<7:2> = 00h) 0000 0000 0000 0000 (p_ad<7:2> != 00h) - pci 6152 can assert up to 16 unique address lines to be used as idsel signals for up to 16 devices on the secondary bus, for device numbers ranging from 0 through 15. because of electrical loading constraints of the pci bus, more than 16 idsel signals should not be necessary. however, if device numbers greater than 15 are desired, some external method of generating idsel lines must be used, and no upper address bits are then asserted. the configuration transaction is still translated and passed from the primary bus to the secondary bus. if no idsel pin is asserted to a secondary device, the transaction ends in a master abort. pci 6152 forwards type 1 to type 0 configuration read or write transactions as delayed transactions. type 1 to type 0 configuration read or write transactions are limited to a single 32-bit data transfer.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 51 8.7.3 type 1 to type 1 forwarding type 1 to type 1 transaction forwarding provides a hierarchical configuration mechanism when two or more levels of pci-to-pci bridges are used. when pci 6152 detects a type 1 configuration transaction intended for a pci bus downstream from the secondary bus, pci 6152 forwards the transaction unchanged to the secondary bus. ultimately, this transaction is translated to a type 0 configuration command or to a special cycle transaction by a downstream pci-to-pci bridge. downstream type 1 to type 1 forwarding occurs when the following conditions are met during the address phase: ? the low 2 address bits are equal to 01b. ? the bus number falls in the range defined by the lower limit (exclusive) in the secondary bus number register and the upper limit (inclusive) in the subordinate bus number register. ? the bus command is a configuration read or write transaction. pci 6152 also supports type 1 to type 1 forwarding of configuration write transactions upstream to support upstream special cycle generation. a type 1 configuration command is forwarded upstream when the following conditions are met: ? the low 2 address bits are equal to 01b. ? the bus number falls outside the range defined by the lower limit (inclusive) in the secondary bus number register and the upper limit (inclusive) in the subordinate bus number register. ? the device number in address bits ad<15:11> is equal to 11111b. ? the function number in address bits ad<10:8> is equal to 111b. ? the bus command is a configuration write transaction. pci 6152 forwards type 1 to type 1 configuration write transactions as delayed transactions. type 1 to type 1 configuration write transactions are limited to a single data transfer.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 52 8.7.4 special cycles the type 1 configuration mechanism is used to generate special cycle transactions in hierarchical pci systems. special cycle transactions are ignored by acting as a target and are not forwarded across the bridge. special cycle transactions can be generated from type 1 configuration write transactions in either the upstream or the downstream direction. pci 6152 initiates a special cycle on the target bus when a type 1 configuration write transaction is detected on the initiating bus and the following conditions are met during the address phase: ? the low 2 address bits on ad<1:0> are equal to 01b. ? the device number in address bits ad<15:11> is equal to 11111b. ? the function number in address bits ad<10:8> is equal to 111b. ? the register number in address bits ad<7:2> is equal to 000000b. ? the bus number is equal to the value in the secondary bus number register in configuration space for downstream forwarding or equal to the value in the primary bus number register in configuration space for upstream forwarding. ? the bus command on p_cbe# is a configuration write command. when pci 6152 initiates the transaction on the target interface, the bus command is changed from configuration write to special cycle. the address and data are forwarded unchanged. devices that use special cycles ignore the address and decode only the bus command. the data phase contains the special cycle message. the transaction is forwarded as a delayed transaction, but in this case the target response is not forwarded back (because special cycles result in a master abort). once the transaction is completed on the target bus, through detection of the master abort condition, pci 6152 responds with trdy# to the next attempt of the configuration transaction from the initiator.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 53 8.8 transaction termination this section describes how pci 6152 returns transaction termination conditions back to the initiator. the initiator can terminate transactions with one of the following types of termination: ? normal termination ? normal termination occurs when the initiator de-asserts frame# at the beginning of the last data phase, and de-asserts irdy# at the end of the last data phase in conjunction with either trdy# or stop# assertion from the target. ? master abort ? a master abort occurs when no target response is detected. when the initiator does not detect a devsel_l from the target within five clock cycles after asserting frame#, the initiator terminates the transaction with a master abort. if frame# is still asserted, the initiator de-asserts frame# on the next cycle, and then de-asserts irdy# on the following cycle. irdy# must be asserted in the same cycle in which frame# de-asserts. if frame# is already de-asserted, irdy# can be de-asserted on the next clock cycle following detection of the master abort condition. ? the target can terminate transactions with one of the following types of termination: ? normal termination ? trdy# and devsel_l asserted in conjunction with frame# de-asserted and irdy# asserted. ? target retry ? stop# and devsel_l asserted without trdy# during the first data phase. no data transfers occur during the transaction. this transaction must be repeated. ? target disconnect with data transfer ? stop# and devsel_l asserted with trdy#. signals that this is the last data transfer of the transaction. ? target disconnect without data transfer ? stop# and devsel_l asserted without trdy# after previous data transfers have been made. indicates that no more data transfers will be made during this transaction. ? target abort ? stop# asserted without devsel_l and without trdy#. ? indicates that the target will never be able to complete this transaction. devsel_l must be asserted for at least one cycle during the transaction before the target abort is signaled. 8.8.1 master termination initiated by pci 6152 pci 6152, as an initiator, uses normal termination if devsel_l is returned by the target within five clock cycles of pci 6152 ? s assertion of frame# on the target bus. pci 6152 terminates a transaction when the target terminates the transaction with last data transfer, retry, disconnect, or target abort.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 54 8.8.2 master abort received by pci 6152 if the initiator initiates a transaction on the target bus and does not detect devsel_l returned by the target within five clock cycles of pci 6152 ? s assertion of frame#, pci 6152 terminates the transaction with a master abort. this sets the received master abort bit in the status register corresponding to the target bus. for delayed read and write transactions, pci 6152 is able to reflect the master abort condition back to the initiator. when pci 6152 detects a master abort in response to a delayed transaction, and when the initiator repeats the transaction, pci 6152 does not respond to the transaction with devsel_l. this passes the master abort condition back to the initiator. note when pci 6152 performs a type 1 to special cycle translation, a master abort is the expected termination for the special cycle on the target bus. in this case, the master abort received bit is not set, and the type 1 configuration transaction is disconnected after the first data phase. 8.8.3 target termination received by pci 6152 when pci 6152 initiates a transaction on the target bus and the target responds with devsel_l, the target can end the transaction with one of the following types of termination: ? normal termination (upon de-assertion of frame#) ? target retry ? target disconnect ? target abort pci 6152 handles these terminations in different ways, depending on the type of transaction being performed.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 55 8.8.3.1 delayed write target termination response when pci 6152 initiates a delayed write transaction, the type of target termination received from the target can be passed back to the initiator. table 8 ? 3 shows the response to each type of target termination that occurs during a delayed write transaction. ? pci 6152 repeats a delayed write transaction until one of the following conditions is met: ? pci 6152 completes at least one data transfer. ? pci 6152 receives a master abort. ? pci 6152 receives a target abort. pci 6152 makes 2 24 write attempts resulting in a response of target retry. table 8-3 response to delayed write target termination target termination response normal return disconnect to initiator with first data transfer only if multiple data phases requested. target retry return target retry to initiator. continue write attempts to target. target disconnect return disconnect to initiator with first data transfer only if multiple data phases requested. target abort return target abort to initiator. set received target abort bit in target interface status register. set signaled target abort bit in initiator interface status register.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 56 8.8.3.2 delayed read target termination response when pci 6152 initiates a delayed read transaction, the abnormal target responses can be passed back to the initiator. other target responses depend on how much data the initiator requests. table 8-4 shows the response to each type of target termination that occurs during a delayed read transaction. table 8-4 response to delayed read target termination target termination response normal if prefetchable, target disconnect only if initiator requests more data than read from target. if nonprefetchable, target disconnect on first data phase. target retry reinitiate read transaction to target target disconnect if initiator requests more data than read from target, return target disconnect to initiator target abort return target abort to initiator. set received target abort bit in the target interface status register. set signaled target abort bit in the initiator interface status register. pci 6152 repeats a delayed read transaction until one of the following conditions is met: ? pci 6152 completes at least one data transfer. ? pci 6152 receives a master abort. ? pci 6152 receives a target abort.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 57 8.8.4 target termination initiated by pci 6152 pci 6152 can return a target retry, target disconnect, or target abort to an initiator for reasons other than detection of that condition at the target interface. 8.8.4.1 target retry pci 6152 returns a target retry to the initiator when it cannot accept write data or return read data as a result of internal conditions. pci 6152 returns a target retry to an initiator when any of the following conditions is met: ? for delayed write transactions: o the transaction is being entered into the delayed transaction queue. o the transaction has already been entered into the delayed transaction queue, but target response has not yet been received. o the delayed transaction queue is full, and the transaction cannot be queued. o a transaction with the same address and command has been queued. o uses more than 16 clocks to accept this transaction. ? for delayed read transactions: o the transaction is being entered into the delayed transaction queue. o the read request has already been queued, but read data is not yet available. o the delayed transaction queue is full, and the transaction cannot be queued. o a delayed read request with the same address and bus command has already been queued. o uses more than 16 clocks to accept this transaction. when a target retry is returned to the initiator of a delayed transaction, the initiator must repeat the transaction with the same address and bus command as well as the data if this is a write transaction, within the time frame specified by the master timeout value; otherwise, the transaction is discarded from the buffer. 8.8.4.2 target disconnect pci 6152 returns a target disconnect to an initiator when the target returns target disconnect. 8.8.4.3 target abort pci 6152 returns a target abort to an initiator when one of the following conditions is met: ? pci 6152 is returning a target abort from the intended target. ? pci 6152 is unable to obtain delayed read data from the target or to deliver delayed write data to the target after 2 attempts. when pci 6152 returns a target abort to the initiator, it sets the signaled target abort bit in the status register corresponding to the initiator interface.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 58 9 address decoding pci 6152 uses three address ranges that control i/o and memory transaction forwarding. these address ranges are defined by base and limit address registers in the configuration space. this chapter describes these address ranges, as well as isa-mode and vga-addressing support. 9.1 address ranges pci 6152 uses the following address ranges to determine which i/o and memory transactions are forwarded from the primary pci bus to the secondary pci bus, and from the secondary bus to the primary bus: ? two 32-bit i/o address ranges transactions falling within these ranges are forwarded downstream from the primary pci bus to the two secondary pci buses. transactions falling outside these ranges are forwarded upstream from the two secondary pci buses to the primary pci bus. pci 6152 uses a flat address space; that is, it does not perform any address translations. the address space has no ?? gaps ??? addresses that are not marked for downstream forwarding are always forwarded upstream. 9.2 i/o address decoding pci 6152 uses the following mechanisms that are defined in the configuration space to specify the i/o address space for downstream and upstream forwarding: ? i/o base and limit address registers ? the isa enable bit ? the vga mode bit ? the vga snoop bit this section provides information on the i/o address registers and isa mode. to enable downstream forwarding of i/o transactions, the i/o enable bit must be set in the command register in configuration space. if the i/o enable bit is not set, all i/o transactions initiated on the primary bus are ignored. to enable upstream forwarding of i/o transactions, the master enable bit must be set in the command register. if the master enable bit is not set, pci 6152 ignores all i/o and memory transactions initiated on the secondary bus. setting the master enable bit also allows upstream forwarding of memory transactions. caution if any configuration state affecting i/o transaction forwarding is changed by a configuration write operation on the primary bus at the same time that i/o transactions are ongoing on the secondary bus, the pci 6152 response to the secondary bus i/o transactions is not predictable. configure the i/o base and limit address registers, isa enable bit, vga mode bit, and vga snoop bit before setting the i/o enable and master enable bits, and change them subsequently only when the primary and secondary pci buses are idle.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 59 9.2.1 i/o base and limit address registers pci 6152 implements one set of i/o base and limit address registers in configuration space that define an i/o address range per port downstream forwarding. pci 6152 supports 32-bit i/o addressing, which allows i/o addresses downstream of pci 6152 to be mapped anywhere in a 4gb i/o address space. i/o transactions with addresses that fall inside the range defined by the i/o base and limit registers are forwarded downstream from the primary pci bus to the secondary pci bus. i/o transactions with addresses that fall outside this range are forwarded upstream from the secondary pci bus to the primary pci bus. the i/o range can be turned off by setting the i/o base address to a value greater than that of the i/o limit address. when the i/o range is turned off, all i/o transactions are forwarded upstream, and no i/o transactions are forwarded downstream. the i/o range has a minimum granularity of 4kb and is aligned on a 4kb boundary. the maximum i/o range is 4gb in size. the i/o base register consists of an 8-bit field at configuration address 1ch, and a 16-bit field at address 30h. the top 4 bits of the 8-bit field define bits <15:12> of the i/o base address. the bottom 4 bits read only as 1h to indicate that pci 6152 supports 32-bit i/o addressing. bits <11:0> of the base address are assumed to be 0, which naturally aligns the base address to a 4kb boundary. the 16 bits contained in the i/o base upper 16 bits register at configuration offset 30h define ad<31:16> of the i/o base address. all 16 bits are read/write. after primary bus reset or chip reset, the value of the i/o base address is initialized to 0000 0000h. the i/o limit register consists of an 8-bit field at configuration offset 1dh and a 16-bit field at offset 32h. the top 4 bits of the 8-bit field define bits <15:12> of the i/o limit address. the bottom 4 bits read only as 1h to indicate that 32-bit i/o addressing is supported. bits <11:0> of the limit address are assumed to be fffh, which naturally aligns the limit address to the top of a 4kb i/o address block. the 16 bits contained in the i/o limit upper 16 bits register at configuration offset 32h define ad<31:16> of the i/o limit address. all 16 bits are read/write. after primary bus reset or chip reset, the value of the i/o limit address is reset to 0000 0fffh. note the initial states of the i/o base and i/o limit address registers define an i/o range of 0000 0000h to 0000 0fffh, which is the bottom 4kb of i/o space. write these registers with their appropriate values before setting either the i/o enable bit or the master enable bit in the command register in configuration space.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 60 9.2.2 isa mode pci 6152 supports isa mode by providing an isa enable bit in the bridge control register in configuration space. isa mode modifies the response of pci 6152 inside the i/o address range in order to support mapping of i/o space in the presence of an isa bus in the system. this bit only affects the response of pci 6152 when the transaction falls inside the address range defined by the i/o base and limit address registers, and only when this address also falls inside the first 64kb of i/o space (address bits <31:16> are 0000h). when the isa enable bit is set, pci 6152 does not forward downstream any i/o transactions addressing the top 768 bytes of each aligned 1kb block. only those transactions addressing the bottom 256 bytes of an aligned 1kb block inside the base and limit i/o address range are forwarded downstream. transactions above the 64kb i/o address boundary are forwarded as defined by the address range defined by the i/o base and limit registers. accordingly, if the isa enable bit is set, pci 6152 forwards upstream those i/o transactions addressing the top 768 bytes of each aligned 1kb block within the first 64kb of i/o space. the master enable bit in the command configuration register must also be set to enable upstream forwarding. all other i/o transactions initiated on the secondary bus are forwarded upstream only if they fall outside the i/o address range. when the isa enable bit is set, devices downstream of pci 6152 can have i/o space mapped into the first 256 bytes of each 1kb chunk below the 64kb boundary, or anywhere in i/o space above the 64kb boundary. 9.3 memory address decoding pci 6152 has three mechanisms for defining memory address ranges for forwarding of memory transactions: ? memory-mapped i/o base and limit address registers ? prefetchable memory base and limit address registers ? vga mode this section describes the first two mechanisms. to enable downstream forwarding of memory transactions, the memory enable bit must be set in the command register in configuration space. to enable upstream forwarding of memory transactions, the master enable bit must be set in the command register. setting the master enable bit also allows upstream forwarding of i/o transactions. caution if any configuration state affecting memory transaction forwarding is changed by a configuration write operation on the primary bus at the same time that memory transactions are ongoing on the secondary bus, response to the secondary bus memory transactions is not predictable. configure the memory-mapped i/o base and limit address registers, prefetchable memory base and limit address registers, and vga mode bit before setting the memory enable and master enable bits, and change them subsequently only when the primary and secondary pci buses are idle.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 61 9.3.1 memory-mapped i/o base and limit address registers memory-mapped i/o is also referred to as nonprefetchable memory. memory addresses that cannot automatically be prefetched but that can conditionally prefetch based on command type should be mapped into this space. read transactions to nonprefetchable space may exhibit side effects; this space may have non-memory-like behavior. pci 6152 prefetches in this space only if the memory read line or memory read multiple commands are used; transactions using the memory read command are limited to a single data transfer. the memory-mapped i/o base address and memory-mapped i/o limit address registers define an address range that pci 6152 uses to determine when to forward memory commands. pci 6152 forwards a memory transaction from the primary to the secondary interface if the transaction address falls within the memory-mapped i/o address range. pci 6152 ignores memory transactions initiated on the secondary interface that fall into this address range. any transactions that fall outside this address range are ignored on the primary interface and are forwarded upstream from the secondary interface (provided that they do not fall into the prefetchable memory range or are not forwarded downstream by the vga mechanism). the memory-mapped i/o range supports 32-bit addressing only. the pci-to-pci bridge architecture specification does not provide for 64-bit addressing in the memory-mapped i/o space. the memory-mapped i/o address range has a granularity and alignment of 1mb. the maximum memory-mapped i/o address range is 4gb. the memory-mapped i/o address range is defined by a 16-bit memory-mapped i/o base address register at configuration offset 20h and by a 16-bit memory-mapped i/o limit address register at offset 22h. the top 12 bits of each of these registers correspond to bits <31:20> of the memory address. the low 4 bits are hardwired to 0. the low 20 bits of the memory-mapped i/o base address are assumed to be 0 0000h, which results in a natural alignment to a 1mb boundary. the low 20 bits of the memory-mapped i/o limit address are assumed to be f ffffh, which results in an alignment to the top of a 1mb block. note the initial state of the memory-mapped i/o base address register is 0000 0000h. the initial state of the memory- mapped i/o limit address register is 000f ffffh. note that the initial states of these registers define a memory- mapped i/o range at the bottom 1mb block of memory. write these registers with their appropriate values before setting either the memory enable bit or the master enable bit in the command register in configuration space. to turn off the memory-mapped i/o address range, write the memory-mapped i/o base address register with a value greater than that of the memory-mapped i/o limit address register.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 62 10 pci bus arbitration pci 6152 must arbitrate for use of the primary bus when forwarding upstream transactions, and for use of the secondary bus when forwarding downstream transactions. the arbiter for the primary bus resides external to the typically on the motherboard. for the secondary pci bus, pci 6152 implements an internal arbiter. 10.1 primary pci bus arbitration pci 6152 implements a request output pin, p_req#, and a grant input pin, p_gnt#, for primary pci bus arbitration. pci 6152 asserts p_req# when forwarding transactions upstream; that is, it acts as initiator on the primary pci bus. however, if a target retry, target disconnect, or a target abort is received in response to a transaction initiated by pci 6152 on the primary pci bus, pci 6152 de-asserts p_req# for two pci clock cycles. when p_gnt# is asserted low by the primary bus arbiter after pci 6152 has asserted p_req#, pci 6152 initiates a transaction on the primary bus on behalf of master on secondary. when p_gnt# is asserted to pci 6152 when p_req# is not asserted, pci 6152 parks p_ad, p_cbe, and p_par by driving them to valid logic levels. when the primary bus is parked at pci 6152 and pci 6152 then has a transaction to initiate on the primary bus, pci 6152 starts the transaction if p_gnt# was asserted during the previous cycle. 10.2 secondary pci bus arbitration pci 6152 implements an internal secondary pci bus arbiter. this arbiter supports 4 external masters in addition to pci 6152. the pci 6152 secondary to primary frame delay can be adjusted by programming register c4h bit 4. at 66 mhz, 2 clock delay is recommended. however if faster frame propagation is desired, especially in the case of handling an aggressive pci arbitor on the host bus, 1 clock delay is recommended.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 63 11 transaction delay pci 6152 transaction delay from one interface to the other can be controlled through register c4h, bits 4 and 5. primary to secondary transaction delay and secondary to primary transaction delay can be configured separately at 1 or 2 clocks delay. pci 6152 supports 1 clock latency mode in order to minimize the delay. in this mode, there is strictly 1 clock delay between the originating frame and the bridge frame. pci 6152 passes all memory and i/o cycles, regardless of the address. on the 2nd clock of the cycle, pci 6152 checks which side the cycle belongs to. if it is determined to be the wrong side, pci 6152 will self terminate its own cycle by asserting stop_l. this mode can be independently enabled for the primary to secondary transfer, and for the secondary to primary transfer. it is used primarily to minimize the delay between the assertion of the pgnt_l on the primary side and the assertion of pframe_l due to the transaction initiated on the secondary side. pci 6152 is designed to restrict sgnt_l based on the assertion of pgnt_l. the control flow is as follows: 1. primary asserts pgnt_l in response to the preq_l asserted by pci 6152 2. secondary asserts sgnt_l in response to pgnt_l 3. secondary master asserts sframe_l in response to sgnt_l 4. pci 6152 passes through the sframe_l to pframe_l. there could be up to 4 clocks delay from step 1 to 4. this mode w ill decrease the delay to 3 clo cks. if 2 clock latency mode is enabled, which is the default, then the delay for step 4 above is 2 clocks instead of 1, with everything else the same.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 64 12 error handling pci 6152 checks, forwards, and generates parity on both the primary and secondary interfaces. to maintain transparency, pci 6152 always tries to forward the existing parity condition on one bus to the other bus, along with address and data. to support error reporting on the pci bus, pci 6152 implements the following: ? s_serr# signal on the secondary interface ? primary status and secondary status registers this chapter provides detailed information about how pci 6152 handles errors. it also describes error status reporting and error operation disabling. 12.1 address parity errors pci 6152 checks address parity for all transactions on both buses, for all address and all bus commands. when pci 6152 detects an address parity error on the primary interface, the following events occur: ? if the parity error response bit is set in the command register, pci 6152 does not claim the transaction with p_devsel_l; this may allow the transaction to terminate in a master abort. if the parity error response bit is not set, pci 6152 proceeds normally and accepts the transaction if it is directed to or across the pci 6152. ? pci 6152 sets the detected parity error bit in the status register. ? pci 6152 asserts p_serr# and sets the signaled system error bit in the status register, if both of the following conditions are met: o the serr# enable bit is set in the command register. o the parity error response bit is set in the command register. when pci 6152 detects an address parity error on the secondary interface, the following events occur: ? if the parity error response bit is set in the bridge control register, pci 6152 does not claim the transaction with s_devsel_l; this may allow the transaction to terminate in a master abort. if the parity error response bit is not set, pci 6152 proceeds normally and accepts the transaction if it is directed to or across the pci 6152. o pci 6152 sets the detected parity error bit in the secondary status register. o pci 6152 asserts s_serr# and sets the signaled system error bit in the status register, if both of the following conditions are met: o the serr# enable bit is set in the command register. o the parity error response bit is set in the bridge control register.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 65 12.2 data parity errors when forwarding transactions, pci 6152 attempts to pass the data parity condition from one interface to the other unchanged, whenever possible, to allow the master and target devices to handle the error condition. the following sections describe, for each type of transaction, the sequence of events that occurs when a parity error is detected and the way in which the parity condition is forwarded across pci 6152. 12.2.1 configuration write transactions to configuration space when pci 6152 detects a data parity error during a type 0 configuration write transaction to configuration space, the following events occur: ? if the parity error response bit is set in the command register, pci 6152 asserts p_trdy# and writes the data to the configuration register. pci 6152 also asserts s_serr#. ? if the parity error response bit is not set, pci 6152 does not assert p_serr#. pci 6152 sets the detected parity error bit in the status register, regardless of the state of the parity error response bit. 12.2.2 read transactions when pci 6152 detects a parity error during a read transaction, the target drives data and data parity, and the initiator checks parity and conditionally asserts serr#. for downstream transactions, when pci 6152 detects a read data parity error on the secondary bus, the following events occur: ? pci 6152 asserts p_serr# two cycles following the data transfer, if the secondary interface parity error response bit is set in the bridge control register. ? pci 6152 sets the detected parity error bit in the secondary status register. ? pci 6152 sets the data parity detected bit in the secondary status register, if the secondary interface parity error response bit is set in the bridge control register. ? pci 6152 forwards the bad parity with the data back to the initiator on the primary bus. ? pci 6152 completes the transaction normally. for upstream transactions, when pci 6152 detects a read data parity error on the primary bus, the following events occur: ? pci 6152 asserts p_serr# two cycles following the data transfer, if the primary interface parity error response bit is set in the command register. ? pci 6152 sets the detected parity error bit in the primary status register. ? pci 6152 sets the data parity detected bit in the primary status register, if the primary interface parity error response bit is set in the command register. ? pci 6152 forwards the bad parity with the data back to the initiator on the secondary bus. ? pci 6152 completes the transaction normally. pci 6152 returns to the initiator the data and parity that was received from the target. when the initiator detects a parity error on this read data and is enabled to report it, the initiator asserts perr# two cycles after the data transfer occurs. it is assumed that the initiator takes responsibility for handling a parity error condition.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 66 12.3 data parity error reporting summary in the previous sections, the pci 6152 ? s responses to data parity errors are presented according to the type of transaction in progress. this section organizes the pci 6152 ? s responses to data parity errors according to the status bits that the pci 6152 sets and the signals that it asserts. table 12-1 shows setting the detected parity error bit in the status register, corresponding to the primary interface. this bit is set when pci 6152 detects a parity error on the primary interface. table 12 ? 1 setting the primary interface detected parity error bit primary detected parity error bit transaction type direction bus where error was detected primary/secondary parity error response bits 0 read downstream primary x/x 1 0 read downstream secondary x/x 1 read upstream primary x/x 0 read upstream secondary x/x 1 delayed write downstream primary x/x 0 delayed write downstream secondary x/x 0 delayed write upstream primary x/x 0 delayed write upstream secondary x/x 1 x =don ? t care
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 67 table 12 ? 2 shows setting the detected parity error bit in the secondary status register, corresponding to the secondary interface. this bit is set when pci 6152 detects a parity error on the secondary interface. table 12 ? 2 setting the secondary interface detected parity error bit secondary detected parity error bit transaction type direction bus where error was detected primary/secondary parity error response bits 0 read downstream primary x/x 1 1 read downstream secondary x/x 0 read upstream primary x/x 0 read upstream secondary x/x 0 delayed write downstream primary x/x 0 delayed write downstream secondary x/x 0 delayed write upstream primary x/x 1 delayed write upstream secondary x/x 1 x =don ? t care table 12-3 shows setting the data parity detected bit in the status register, corresponding to the primary interface. this bit is set under the following conditions: ? pci 6152 must be a master on the primary bus. ? the parity error response bit in the command register, corresponding to the primary interface, must be set. table 12-3 setting the primary interface data parity detected bit primary data parity detected bit transaction type direction bus where error was detected primary/secondary parity error response bits 0 read downstream primary x/x 1 0 read downstream secondary x/x 1 read upstream primary 1/x 0 read upstream secondary x/x 0 delayed write downstream primary x/x 0 delayed write downstream secondary x/x 1 delayed write upstream primary 1/x 0 delayed write upstream secondary x/x 1 x =don ? t care
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 68 table 12 ? 4 shows setting the data parity detected bit in the secondary status register, corresponding to the secondary interface. this bit is set under the following conditions: ? the pci 6152 must be a master on the secondary bus. ? the parity error response bit in the bridge control register, corresponding to the secondary interface, must be set. table 12 ? 4 setting the secondary interface data parity detected bit secondary data parity detected bit transaction type direction bus where error was detected primary/secondary parity error response bits 0 read downstream primary x/x 1 1 read downstream secondary x/1 0 read upstream primary x/x 0 read upstream secondary x/x 0 delayed write downstream primary x/x 1 delayed write downstream secondary x/1 0 delayed write upstream primary x/x 0 delayed write upstream secondary x/x 1 x =dont care
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 69 table 12-5 shows assertion of s_serr#. this signal is set under the following conditions: ? the parity error response bit on the command register and the parity error response bit on the bridge control register must both be set. ? the serr# enable bit must be set in the command register. table 12-5 assertion of s_serr# for data parity errors transaction type direction bus where error was detected primary/secondary parity error response bits read downstream primary x/x 1 read downstream secondary x/x read upstream primary x/x read upstream secondary x/x delayed write downstream primary x/x delayed write downstream secondary x/x delayed write upstream primary x/x delayed write upstream secondary x/x 1 x =don ? t care 2 the parity error was detected on the target (secondary) bus but not on the initiator (primary) bus. 3 the parity error was detected on the target (primary) bus but not on the initiator (secondary) bus. 12.4 system error (serr#) reporting pci 6152 uses the p_serr# signal to report conditionally a number of system error conditions in addition to the special case parity error conditions. whenever the assertion of p_serr# is discussed in this document, it is assumed that the following conditions apply: ? for pci 6152 to assert p_serr# for any reason, the serr# enable bit must be set in the command register. ? whenever pci 6152 asserts p_serr#, pci 6152 must also set the signaled system error bit in the status register. when s_serr# is asserted by secondary device, pci 6152 sets the received system error bit in the secondary status register. the pci 6152 also conditionally asserts p_serr# when parity error reported on target bus during write transaction.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 70 13 reset this chapter describes the primary interface, secondary interface, and chip reset mechanisms. 13.1 primary interface reset pci 6152 has one reset input, p_rst#. when p_rst# is asserted, the following events occur: ? pci 6152 immediately three-states all primary and secondary pci interface signals. ? pci 6152 performs a chip reset. ? registers that have default values are reset. the p_rst# asserting and de-asserting edges can be asynchronous to p_clk and s_clk. 13.2 secondary interface reset pci 6152 is responsible for driving the secondary bus reset signal, s_rst#. pci 6152 asserts s_rst# when any of the following conditions is met: ? signal p_rst# is asserted. ? signal s_rst# remains asserted as long as p_rst# is asserted and does not de-assert until p_rst# is de-asserted. ? the secondary reset bit in the bridge control register is set. ? the chip reset bit in the diagnostic control register is set. when s_rst# is asserted, all secondary pci interface control signals, including the secondary grant outputs, are immediately three-stated. signals s_ad, s_cbe#, and s_par are driven low for the duration of s_rst# assertion. all posted write and delayed transaction data buffers are reset; therefore, any transactions residing in buffers at the time of secondary reset are discarded. when s_rst# is asserted by means of the secondary reset bit, pci 6152 remains accessible during secondary interface reset and continues to respond to accesses to its configuration space from the primary interface.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 71 14 bridge behavior a pci cycle is initiated by asserting the frame# signal. in a bridge, there are a number of possib ilities. these are summarized in the table below. bridge actions for various cycle types initiator target response master on primary target on primary pci 6152 does not forward signals to secondary. master on primary target on secondary pci 6152 asserts p_devsel_l, then passes the cycle to the secondary. when cycle is complete on the target port, it will wait for the initiator to end with normal termination. master on primary target not on primary nor secondary port pci 6152 does not respond and the cycle will terminate as master abort. master on secondary target on the secondary port pci 6152 does not forward signals to primary, except in the case of dummy arbitration. master on secondary target on primary port pci 6152 asserts s_devsel_l, then passes the cycle to the appropriate port. when cycle is complete on the target port, it will wait for the initiator to end with normal termination. master on secondary target not on primary nor the other secondary pci 6152 does not respond. a target then has up to three cycles to respond before subtractive decoding is initiated. if the target detects an address hit, it should assert its devsel_l signal in the cycle corresponding to the values of bits 9 and 10 in the configuration status register. termination of a pci cycle can occur in a number of ways. normal termination begins by the initiator (master) de- asserting frame# with irdy# being asserted (or remaining asserted) on the same cycle. the cycle completes when trdy# and irdy# are both asserted simultaneously. the target should de-assert trdy# for one cycle following final assertion (sustained three-state signal).
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 72 14.1 abnormal termination (initiated by bridge master) 14.1.1 master abort master abort indicates that pci 6152 acting as a master receives no response (i.e., no target asserts p_devsel_l or s_devsel_l) from a target., the bridge de-asserts frame# and then de-asserts irdy#. 14.1.2 pci master on primary bus the table illustrates the direction of the pci control/data path when a pci transaction is initiated by a pci master residing on the primary bus. it guarantees the integrity of the cycle, viewed from the primary and the secondary side. slave location command frame/cbe irdy devsel_l/ trdy stop ad primary bus read s->p p->s p->s primary bus write s->p p->s p<-s secondary bus read s->p p<-s --- secondary bus write s->p p<-s --- pci 6152 is designed to pass almost all the primary cycles to the secondary side, except configuration cycle in the 1 clock delay case, as described below. pci 6152 performs configuration type #1 to type #0 conversion, on the cycle with a matched bus-number. it w ill pass the type #1 configuration cycle that locates on the secondary side of the bridge. 14.2 configuration type #1 to type #0 conversion when a type #1 configuration cycle appears on the primary side with a bus-number equaling to pci 6152 bridge bus-number, pci 6152 performs the type #1 to type #0 conversion cycle, as follows. first, it will retry all the subsequent all the primary cycles, until its completion. and it w ill de-grant the secondary bus to block the secondary master. the conversion cycle w ill appear on the secondary bus only, without being reflected to the primary side. then, it issues the converted type #0 configuration cycle on the secondary side. the termination of the cycle can be either normal, master abort or slave abort. in the case of read, pci 6152 will latch the data, and wait for the same type #1 configuration cycle on the primary side.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 73 14.3 configuration type #1 to type #1 by-passing when a type #1 configuration cycle appears on the primary side with a bus-number greater than pci 6152 bridge bus-number, but smaller than the secondary sub-ordinate bus-number, the same type #1 configuration cycle will appear on the secondary side. otherwise, the bypassing process is very similar to the type #1 to type #0 conversion process. pci 6152's internal state machine will generate the secondary cycle, retry all the primary cycle, and block any secondary master. 14.4 type-0 configuration cycle filter mode in this type-0 configuration cycle filter mode, pci 6152 w ill filter out all the primary type-0 configuration cycle by delaying passing of primary p_frame# by one pci clock. in case of type-1 configuration cycle through the bridge, it will return retry and relies on the internal state machine to do the conversion cycle to generate type-0 or type-1 on the secondary side. 14.5 decoding pci 6152 uses decoding circuit to determine the slave device location. during the memory cycle, pci 6152 uses memory base/limit and prefetchbase/limit. slave is on the secondary side if one of the following is true: ? memorybase[31:16] <= address <= memorylimit[31:16] ? prefetchbase[31:16] <= address <= prefetchlimit[31:16] ? when vga is enabled, 0xa0000 <= address <= 0xbffff during the i/o cycle, pci 6152 uses i/o base/limit register. slave device is on the secondary side if one of the following is true: ? i/o base[15:4] <= address <= iolimit[15:4], see note 1. ? when vga is enabled, 0x3b0 <= address <= 0x3bb ? when vga is enabled, 0x3c0 <= address <= 0x3df note1 : when isa is enabled, the i/o space between address 0-256 are always reserved at every 1k boundary. during the type-1 configuration cycle, pci 6152 uses the device bus-number and the sub-ordinate bus-number. slave device is on the secondary side if: busnumber[7:0] <= address <= subordinatebusnumber[7:0] all the type #0 configuration cycle, interrupt acknowledge cycle and the special cycle appearing on the primary side is considered to have slave on the primary side. likewise, all the similar cycle appearing on the secondary side is considered to have slave on the secondary side.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 74 14.6 secondary master the secondary master issues s_req#[3:0] to request the bus. pci 6152 will generate p_req# on the primary side. when p_gnt# is active, pci 6152 will use the round-robin algorithm to grant one secondary master using s_gnt#[3:0]. the control/data path is illustrated below. pci 6152 will pass all the cycle from the secondary side to the primary. slave location read/ write frame/cbe irdy devsel_l / trdy stop ad primary read s->p p->s p->s primary write s->p p->s p<-s slave read s->p p<-s --- slave write s->p p<-s --- 14.7 pci clock run feature pci 6152 supports pci clock run protocol defined in the pci mobile design guide 1.0. p_clkrun# is set high when the system's central resource wants to stop p_clk, and then pci 6152 w ill either signal that it allows pci clock to be stopped by letting p_clkrun# remain high, or it will signal to the system to keep p_clk running by driving p_clkrun# low for 2 clocks then release by then the system ? s central resource will keep p_clkrun# low. there are three situations that pci 6152 will keep primary clock running. first is bit 2 of clock run control register is set, second there is a pending cycle on going through the chip, third is on behalf of secondary pci device. secondary clock run is enabled by bit 1 of the clock run control register, by default the initiation of stopping/slowing down secondary comes from primary, however if bit 4 of clock run control register is set, secondary clock will be stopped when the bus is idle and there is no cycle from primary bus.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 75 15 clocks this chapter provides information about the clocks. 15.1 primary and secondary clock inputs pci 6152 implements a separate clock input for each pci interface. the primary interface is synchronized to the primary clock input, p_clk, and the secondary interface is synchronized to the secondary clock input, s_clk. 15.2 secondary clock outputs pci 6152 has 5 secondary clock outputs that can be used as clock inputs for up to 4 external secondary bus devices with one feedback to s_clk. the rules for using secondary clocks are: ? each secondary clock output is limited to no more than 2 loads. ? one of the secondary clock outputs must be used for the pci 6152 s_clk input ? using an equivalent amount of etch on the board for all secondary clocks is recommended, to minimize skew between them, and a maximum delay of the etch of 2ns. ? terminating or disabling unused secondary clock outputs is recommended to reduse power dissipation and noise in the system
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 76 16 66-mhz operation pci 6152 66bc supports a maximum frequency of 66 mhz. there are no special procedures necessary to configure pci 6152 66bc as a 66 mhz device. bit 5 of the pci status register is supported, and shows pci 6152 66bc as a 66 mhz capable device to the system. pci 6152 66bc does not have an m66en pin. it is up to the system designer to implement the m66en connection when using the pci 6152 66bc. pci 6152 supports only 1:1 frequency ratio on the primary and secondary bus interfaces.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 77 17 miscellaneous options 17.1 eeprom interface pci 6152 has an interface to eeprom device. the interface can control an issi is24c02 or compatible part, which is organized as 256x8 bits. the eeprom is used to initialize the registers. after prst_l is deasserted, pci 6152 will automatically load data from the eeprom. the data structure is defined in the following section. the eeprom interface is organized on 16 bit base in little endian format, and pci 6152 supplies a 7-bit eeprom word address. the following pins are used for the eeprom interface: ? eepclk: eeprom clock output ? eepdata: eeprom bi-directional serial data pin the pci 6152 does not control the eeprom address inputs, it can only access eeprom with address inputs set to 0. 17.1.1 auto mode eeprom access using auto mode, the pci 6152 can access the eeprom on a word basis via hardware sequencer. user need only to access word data via pci 6152 configuration registers for eeprom start control, address, read/write command. before each access, software should check the auto mode cycle in progress status before issuing the next start. 17.1.2 eeprom mode at reset during reset, the pci 6152 will autoload input for eeprom automatic load condition. the first offset in the eeprom contains a signature. if the signature is recognized, register auto-load will commence right after reset. during the auto-load, pci 6152 will read sequential words from the eeprom and write to the appropriate registers. before the pci 6152 registers can be accessed through host, user should check the auto-load condition by reading the eepauto bit. host access is allowed only after eepauto status becomes '0' which means that the auto load initialization sequence is complete.
pci 6152 data book v2.0 ? 2003 plx technology, inc. all r ights reserved. 78 17.1.3 eeprom data structure following the reset, if the condition above is met, pci 6152 will auto-load the register with data from eeprom. the following table describes the data structure used in eeprom. the pci 6152 accesses the eeprom one word at a time. it is important to note that in the data phase, bit orders are reverse of that of the address phase. pci 6152 only supports eeprom device address 0. a c k m s b m s b l s b l s b s t o p data (n) data (n +1) a c k a c k word address (n) m s b l s b 0 s t a r t 10 a c k w r i t e device address 10 0 00 10 a c k a c k word address (n) m s b l s b w r i t e device address 0 10 0 00 s t a r t 10 a c k r e a d device address 10 0 00 a c k m s b m s b l s b l s b data (n) data (n +1) n o a c k s t o p s t a r t read: write:
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 79 17.1.4 eeprom address and corresponding pci 6152 register eeprom byte address pci configuration offset description 00-01h eeprom signature: autoload will only proceed if it reads a value of 1516h on the first word loaded. 0x1516=valid signature, otherwise disable autoloading 02h region enable: enables or disables certain regions of the pci configuration space from being loaded from the eeprom. valid combinations are: bits 0, 7-5: reserved bits 4-1: 0000 = stop autoload at offset 02h 0001 = stop autoload at offset 04h 0011 = stop autoload at offset 07h 0111 = stop autoload at offset 11h 1111 = autoload all eeprom loadable registers. other combinations are undefined. 03h secondary clock enable : bit0: 1=disable sclko[0] output bit1: 1=disable sclko[1] output bit2: 1=disable sclko[2] output bit3: 1=disable sclko[3] output bit4: 1=disable sclko[4] output bits 7-5: reserved 04h-05h f0-f1h subsystem vendor id 06h-07h f2-f3h subsysem id 08h-09h c0-c4 miscellaneous bit0:register c0h, bit 0 bits 7-1: register c4h, bits 7:1 bits 15-8: register c1h 0ah-0bh 00h-01h vendor id 0ch-odh 02h-03h device id 0eh-0fh c3h, 42h miscellaneous bits 7-0: register 42h bits 15-8: register c3h 10h-11h 82h pmc register 12h-13h 87h pmc register bits7-0: reserved bits15-8: register 87h 14h-15h cdh test register cdh bits7-0: reserved bits15-8:register cdh 15h-16h ceh, cfh test register ce/cfh bits7-0: register ceh bits11-8: reserved bits15-8: register cfh, bits 7-4
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 80 17.2 general purpose i/o interface the pci 6152 implements a 4-pin general-purpose i/o gpio interface. each pin can be configured as input or output through the gpio control register at offset c5h. 17.3 vital product data pci 6152 contains the vpd registers as specified in the pci local bus specification revision 2.2. the vpd information is stored in the eeprom device along with the autoload information. pci 6152 provides for storage of 224 bytes of vpd data in the eeprom device. vpd related registers are located starting at offset a0h of the pci configuration space. vpd also uses the enhanced capabilities port address mechanism
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 81 18 pci power management pci 6152 incorporates functionality that meets the requirements of the pci power management specification, revision 1.0. these features include: ? pci power management registers using the enhanced capabilities port (ecp) address mechanism ? support for d0, d3 hot and d3 cold power management states ? support for d0, d1, d2, d3 hot and d3 cold power management states for devices behind the bridge ? support of the b2 secondary bus power state when in the d3 hot power management state the table below shows the states and related actions that the pci 6152 performs during power management transitions. (no other transactions are permitted.) current state next state action d0 d3 cold power has been removed from the pci 6152. a power-up reset must be performed to bring the pci 6152 to d0. d0 d3 hot if enabled to do so by the bpcce pin, the pci 6152 will disable the secondary clo cks and drive them low. d0 d2 unimplemented power state. the pci 6152 will ignore the write to the power state bits (power state remains at d0). d0 d1 unimplemented power state. the pci 6152 will ignore the write to the power state bits (power state remains at d0). d3 hot d0 the pci 6152 enables secondary clock outputs and performs an internal chip reset. signal s_rst_l will not be asserted. all registers will be returned to the reset values and buffers will be cleared. d3 hot d3 cold power has been removed from the pci 6152. a power-up reset must be performed to bring the pci 6152 to d0. d3 cold d0 power-up reset. the pci 6152 performs the standard power-up reset functions. pme# signals are routed from downstream devices around pci-to pci bridges. pme# signals do not pass through pci-to-pci bridges.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 82 19 hot swap pci 6152 incorporates functionality that meets the requirements of the compactpci specification, rev2.1. pci 6152 is a hot swap friendly device, it contains support for software connection control. the compactpci hot swap register block is located at pci configuration offset e4h. the hot swap specification allows active insertion and extraction by controlling enum_l and led signals. pci 6152 has the following hot swap related pins: ? enum_l: signal to notify system of insertion/extraction of hot swap cards. ? led: hot swap status light ? eject: indicates pci 6152 of insertion/extraction of hot swap card, should be connected to switch of hot swap card. 19.1 hot swap insertion after reset, pci 6152 will wait for the eject pin to be asserted to indicate successful insertion. it will signal the host by asserting enum_l. the host reads register 92h, to determine if enum_l was asserted as a result of a card insertion. the host will then set bit[7] of the hot swap register to acknowledge the insertion. software drivers will then perform initialization and deassert enum_l after which the pci 6152 will enter normal operation. 19.2 hot swap extraction during the extraction phase, user first has to deassert eject by toggling the switch on the hot swap card. pci 6152 will signal the host by asserting enum_l. the host will set bit[6] of the configuration register 92h to acknowledge the extraction. pci 6152 deasserts enum_l, and waits for the extraction. during the extraction phase, user can optionally cancel the extraction by setting asserting eject again. note that hot swap is an independent section of pci 6152. its function has no impact on the rest of the chip. if hot swap feature is not needed, simply leave enum_l unconnected.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 83 20 package specifications 20.1 160-pin tiny bga this specification outlines the mechanical dimensions for 160 pin tiny bga package as shown below. all dimensions are in millimeters (mm). side view bottom view 15.0 13.0 13.0 15.0 1.0 d e d1 e1 e b 0.7 0.36 0.27 1.4 a a1 a2 c
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 84 the following table lists the package dimensions in millimeters. symbol dimension minimum nominal maximum e ball pitch 1.00 a overall package height 1.40 a1 package standoff height 0.27 a2 encapsulation thickness 0.70 b ball diameter 0.35 0.40 0.45 c substrate thickness 0.36 d overall package width 15.00 d1 overall encapsulation width 13.00 e overall package width 15.00 e1 overall encapsulation width 13.00
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 85 20.2 160-pin standard pqfp this specification outlines the mechanical dimensions for 160 pin standard pqfp (plastic quad flat pack) package as shown below. all dimensions are in millimeters (mm).
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 86 160-pin pqfp package dimensions millimeters symbol min nom max a- - 4.45 a1 0.35 0.45 0.65 a2 3.4 3.6 3.8 b 0.2 0.3 0.4 c 0.10 0.15 0.25 d 31.6 32.0 32.4 d1 27.8 28.0 28.2 e 31.6 32.0 32.4 e1 27.8 28.0 28.2 e 0.65 bsc l 0.6 0.8 1.0 zd 1.325 typ ze 1.325 typ 0 - 10 aaa 0.1 bbb 0.13 n 160
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 87 21 electrical specifications 21.1 maximum ratings (above which the useful life may be impaired. for user guidelines, not tested.) parameter minimum maximum storage temperature range -55 c 125 c junction temperature 125 c supply voltage, v dd 3.9v maximum voltage to signal pins 5.5v maximum power 300mw note: stresses greater than those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods of time may affect reliability. 21.2 functional operating range parameter minimum maximum supply voltage 3.0 v 3.6 v operating ambient temperature 0 c 70 c
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 88 21.3 dc electrical characteristics symbol parameter condition min max unit notes v dd supply voltage 3.0 3.6 v v io pvio, svio pin interface i/o voltage 3.0 5.5 v v ih input high voltage 0.5 v dd v io v v il input low voltage -0.5 0.3 v dd v v ol output low voltage i iout = 1500 a 0.1 v dd v v ol5v 5v signalling output low voltage i iout = 6 ma 0.1 v dd v v oh output high voltage i iout = -500 a 0.9 v dd v v oh5v 5v signalling output high voltage i iout = -2 ma 2.7 v i il input leakage current 0 < v in < v dd 2 a c in input pin capacitance 10.0 pf
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 89 21.4 pci clock signal ac parameter measurements note: v t1 - 2.0v for 5v clocks; 0.5vcc for 3.3v clocks v t2 - 1.5v for 5v clocks; 0.4vcc for 3.3v clocks v t3 ? 0.8v for 5v clocks; 0.3vcc for 3.3v clocks 21.4.1 33 mhz pci clock signal ac parameters symbol parameter minimum maximum unit t cyc pclk, sclk cycle time 30 ns t high pclk, sclk high time 11 - ns t low pclk, sclk low time 11 - ns pclk, sclk slew rate 1 4 v/ns t sclk delay from pclk to sclk 0 7 ns t sclkr pclk rising to sclko rising 0 5 ns t sclkf pclk falling to sclko falling 0 5 t skew sclko[x] to sclko[y] - 0.500 ns
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 90 21.4.2 66 mhz pci clock signal ac parameters symbol parameter minimum maximum unit t cyc pclk, sclk cycle time 15 30 ns t high pclk, sclk high time 6 - ns t low pclk, sclk low time 6 - ns pclk, sclk slew rate 1.5 4 v/ns t sclk delay from pclk to sclk 0 5 ns t sclkr pclk rising to sclko rising 0 5 ns t sclkf pclk falling to sclko falling 0 5 t skew sclko[x] to sclko[y] - 0.500 ns 21.5 pci signal timing specification
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 91 21.5.1 33 mhz pci signal timing symbol parameter minimum maximum unit t val clk to signal valid delay - bused signals 211ns t val(ptp) clk to signal valid delay ? point to point 212ns t on float to active delay 2 - ns t off active to float delay - 28 ns t su input setup time to clk ? bused signals 7- ns t su(ptp) input setup time to clk ? point to point 10,12 - t h input signal hold time from clk 0 - ns 21.5.2 66 mhz pci signal timing symbol parameter minimum maximum unit t val clk to signal valid delay - bused signals 26 ns t val(ptp) clk to signal valid delay ? point to point 26 ns t on float to active delay 2 - ns t off active to float delay - 14 ns t su input setup time to clk ? bused signals 3- ns t su(ptp) input setup time to clk ? point to point 5- t h input signal hold time from clk 0 - ns
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 92 appendix a: pci 6152 33pc part description part number pci 6152 33pc is a 160 pin pqfp which is designed to be a pin compatible part for intel 21152 bridge. even though it is pci 6152 33bc internally, some pci 6152 functions are not available in this configuration. this section will highlight these features. u1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 099 098 097 096 095 094 093 092 091 090 089 088 087 086 085 084 083 082 081 160 159 158 157 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 vss s_par s_serr_l s_perr_l nc s_stop_l s_devsel_l vdd s_trdy_l s_irdy_l s_frame_l vss s_cbe_l[2] s_ad[16] vdd s_ad[17] s_ad[18] s_ad[19] vss s_ad[20] s_ad[21] s_ad[22] vdd s_ad[23] s_cbe_l[3] s_ad[24] vss s_ad[25] s_ad[26] vdd s_ad[27] s_ad[28] s_ad[29] vss s_ad[30] s_ad[31] s_req_l[0] s_req_l[1] s_req_l[2] vdd vss s_req_l[3] s_gnt_l[0] s_gnt_l[1] s_gnt_l[2] vdd s_gnt_l[3] s_rst_l nc vss s_clk s_vio s_clk_o[0] vss s_clk_o[1] vdd s_clk_o[2] vss s_clk_o[3] vdd s_clk_o[4] nand_out goz_l rst_l vss p_clk p_vio p_gnt_l p_req_l p_ad[31] vss p_ad[30] p_ad[29] p_ad[28] vdd p_ad[27] p_ad[26] p_ad[25] p_ad[24] vdd vdd vss p_ad[8] p_ad[9] vdd p_ad[10] p_ad[11] p_ad[12] vss p_ad[13] p_ad[14] p_ad[15] vdd p_cbe_l[1] p_par p_serr_l p_perr_l vss nc p_stop_l p_devsel_l p_trdy_l vdd p_irdy_l p_frame_l p_cbe_l[2] vss p_ad[16] p_ad[17] p_ad[18] vdd p_ad[19] p_ad[20] p_ad[21] vss p_ad[22] p_ad[23] p_idsel p_cbe_l[3] vss vdd bpcce s_cbe_l[1] vss s_ad[15] s_ad[14] vdd s_ad[13] s_ad[12] vss s_ad[11] s_ad[10] s_ad[9] vdd s_ad[8] s_cbe_l[0] s_ad[7] vss s_ad[6] s_ad[5] s_ad[4] vdd s_ad[3] s_ad[2] s_ad[1] vss s_ad[0] p_ad[0] p_ad[1] vdd p_ad[2] p_ad[3] vss p_ad[4] p_ad[5] nc p_ad[6] p_ad[7] p_cbe_l[0] vss pci 6152 33pc pin diagram, top view
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 93 pci 6152 33pc 160 pin pinout pci 6152 33pc does not support the following pins: enum_l l_stat eepd eepclk gpio[0] gpio[1] gpio[2] gpio[3] p_clkrun_l s_clkrun_l eject thus, all functions associated with this pins, such as hot swap, power management, eeprom, vpd, and gpio are not supported in this configuration. pin assignment sorted by location location pin name type 001 vss p 002 s_par ts 003 s_serr_l i 004 s_perr_l ts 005 nc 006 s_stop_l sts 007 s_devsel_l sts 008 vdd p 009 s_trdy_l sts 010 s_irdy_l sts 011 s_frame_l sts 012 vss p 013 s_cbe_l[2] ts 014 s_ad[16] ts 015 vdd p 016 s_ad[17] ts 017 s_ad[18] ts 018 s_ad[19] ts 019 vss ts 020 s_ad[20] ts 021 s_ad[21] ts 022 s_ad[22] ts 023 vdd p 024 s_ad[23] ts 025 s_cbe_l[3] ts 026 s_ad[24] ts 027 vss p 028 s_ad[25] ts 029 s_ad[26] ts 030 vdd p 031 s_ad[27] ts 032 s_ad[28] ts 033 s_ad[29] ts 034 vss p 035 s_ad[30] ts 036 s_ad[31] ts 037 s_req_l[0] i 038 s_req_l[1] i 039 s_req_l[2] i 040 vdd p 041 vss p 042 s_req_l[3] i 043 s_gnt_l[0] i 044 s_gnt_l[1] o 045 s_gnt_l[2] o 046 vdd p 047 s_gnt_l[3] i 048 s_rst_l o 049 nc 050 vss p 051 s_clk i 052 s_vio i 053 s_clk_o[0] o 054 vss p 055 s_clk_o[1] o 056 vdd p 057 s_clk_o[2] o 058 vss p 059 s_clk_o[3] o 060 vdd p 061 s_clk_o[4] o
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 94 062 nand_out o 063 goz_l i 064 rst_l i 065 vss p 066 p_clk i 067 p_vio i 068 p_gnt_l i 069 p_req_l o 070 p_ad[31] ts 071 vss p 072 p_ad[30] ts 073 p_ad[29] ts 074 p_ad[28] ts 075 vdd p 076 p_ad[27] ts 077 p_ad[26] ts 078 p_ad[25] ts 079 p_ad[24] ts 080 vdd p 081 vss p 082 p_cbe_l[3] ts 083 p_idsel i 084 p_ad[23] ts 085 p_ad[22] ts 086 vss p 087 p_ad[21] ts 088 p_ad[20] ts 089 p_ad[19] ts 090 vdd p 091 p_ad[18] ts 092 p_ad[17] ts 093 p_ad[16] ts 094 vss p 095 p_cbe_l[2] sts 096 p_frame_l sts 097 p_irdy_l sts 098 vdd p 099 p_trdy_l sts 100 p_devsel_l sts 101 p_stop_l sts 102 nc 103 vss p 104 p_perr_l sts 105 p_serr_l od 106 p_par ts 107 p_cbe_l[1] ts 108 vdd p 109 p_ad[15] ts 110 p_ad[14] ts 111 p_ad[13] ts 112 vss p 113 p_ad[12] ts 114 p_ad[11] ts 115 p_ad[10] ts 116 vdd p 117 p_ad[09] ts 118 p_ad[08] ts 119 vss p 120 vdd p 121 vss p 122 p_cbe_l[0] ts 123 p_ad[07] ts 124 p_ad[06] ts 125 nc 126 p_ad[05] ts 127 p_ad[04] ts 128 vss p 129 p_ad[03] ts 130 p_ad[02] ts 131 vdd p 132 p_ad[01] ts 133 p_ad[00] ts 134 s_ad[00] ts 135 vss p 136 s_ad[01] ts 137 s_ad[02] ts 138 s_ad[03] ts 139 vdd p 140 s_ad[04] ts 141 s_ad[05] ts 142 s_ad[06] ts 143 vss p 144 s_ad[07] ts 145 s_cbe_l[0] ts 146 s_ad[08] ts 147 vdd p 148 s_ad[09] ts 149 s_ad[10] ts 150 s_ad[11] ts 151 vss p 152 s_ad[12] ts 153 s_ad[13] ts 154 vdd p 155 s_ad[14] ts 156 s_ad[15] ts 157 vss p 158 s_cbe_l[1] ts 159 bpcce i 160 vdd p
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 95 pin assignment sorted by signal name location pin name type 159 bpcce i 063 goz_l i 062 nand_out o 005 nc 049 nc 102 nc 125 nc 133 p_ad[00] ts 132 p_ad[01] ts 130 p_ad[02] ts 129 p_ad[03] ts 127 p_ad[04] ts 126 p_ad[05] ts 124 p_ad[06] ts 123 p_ad[07] ts 118 p_ad[08] ts 117 p_ad[09] ts 115 p_ad[10] ts 114 p_ad[11] ts 113 p_ad[12] ts 111 p_ad[13] ts 110 p_ad[14] ts 109 p_ad[15] ts 093 p_ad[16] ts 092 p_ad[17] ts 091 p_ad[18] ts 089 p_ad[19] ts 088 p_ad[20] ts 087 p_ad[21] ts 085 p_ad[22] ts 084 p_ad[23] ts 079 p_ad[24] ts 078 p_ad[25] ts 077 p_ad[26] ts 076 p_ad[27] ts 074 p_ad[28] ts 073 p_ad[29] ts 072 p_ad[30] ts 070 p_ad[31] ts 122 p_cbe_l[0] ts 107 p_cbe_l[1] ts 095 p_cbe_l[2] sts 082 p_cbe_l[3] ts 066 p_clk i 100 p_devsel_l sts 096 p_frame_l sts 068 p_gnt_l i 083 p_idsel i 097 p_irdy_l sts 106 p_par ts 104 p_perr_l sts 069 p_req_l o 105 p_serr_l od 101 p_stop_l sts 099 p_trdy_l sts 067 p_vio i 064 rst_l i 134 s_ad[00] ts 136 s_ad[01] ts 137 s_ad[02] ts 138 s_ad[03] ts 140 s_ad[04] ts 141 s_ad[05] ts 142 s_ad[06] ts 144 s_ad[07] ts 146 s_ad[08] ts 148 s_ad[09] ts 149 s_ad[10] ts 150 s_ad[11] ts 152 s_ad[12] ts 153 s_ad[13] ts 155 s_ad[14] ts 156 s_ad[15] ts 014 s_ad[16] ts 016 s_ad[17] ts 017 s_ad[18] ts 018 s_ad[19] ts 020 s_ad[20] ts 021 s_ad[21] ts 022 s_ad[22] ts 024 s_ad[23] ts 026 s_ad[24] ts 028 s_ad[25] ts 029 s_ad[26] ts 031 s_ad[27] ts 032 s_ad[28] ts 033 s_ad[29] ts 035 s_ad[30] ts 036 s_ad[31] ts 145 s_cbe_l[0] ts 158 s_cbe_l[1] ts 013 s_cbe_l[2] ts 025 s_cbe_l[3] ts 051 s_clk i 053 s_clk_o[0] o 055 s_clk_o[1] o 057 s_clk_o[2] o 059 s_clk_o[3] o 061 s_clk_o[4] o
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 96 007 s_devsel_l sts 011 s_frame_l sts 043 s_gnt_l[0] i 044 s_gnt_l[1] o 045 s_gnt_l[2] o 047 s_gnt_l[3] i 010 s_irdy_l sts 002 s_par ts 004 s_perr_l ts 037 s_req_l[0] i 038 s_req_l[1] i 039 s_req_l[2] i 042 s_req_l[3] i 048 s_rst_l o 003 s_serr_l i 006 s_stop_l sts 009 s_trdy_l sts 052 s_vio i 116 vdd p 008 vdd p 015 vdd p 023 vdd p 030 vdd p 040 vdd p 046 vdd p 056 vdd p 060 vdd p 075 vdd p 080 vdd p 090 vdd p 098 vdd p 108 vdd p 120 vdd p 131 vdd p 139 vdd p 147 vdd p 154 vdd p 160 vdd p 119 vss p 157 vss p 001 vss p 012 vss p 019 vss ts 027 vss p 034 vss p 041 vss p 050 vss p 054 vss p 058 vss p 065 vss p 071 vss p 081 vss p 086 vss p 094 vss p 103 vss p 112 vss p 121 vss p 128 vss p 135 vss p 143 vss p 151 vss p
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 97 pci 6152 33pc vs 21152 pinout comparison this section describes pinout differences between the intel 21152 and pci 6152 33pc and some the design considerations for using the pci 6152 33pc. pin no. intel 21152 pci 6152 33pc notes 5 s_lock_l n/c 1 the pci 6152 33pc does not support the pci lock mechanism on its secondary interface. 2 49 s_cfn_l n/c the s_cfn_l pin specifies whether 21152 uses internal or external arbitration. pci 6152 33pc only supports internal arbitration, so will only function correctly in designs that do not use an external arbiter. 102 p_lock_l n/c the pci 6152 33pc does not support the pci lock mechanism on its primary interface. 3 125 vdd n/c this is a power pin, and has no effect on operation. 1 n/c: no connect. 2,3 in most cases, this will not present a problem, as very few devices implement lock functionality.
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 98 appendix b : sample schematics l1 0_f 1 4. 3. 2. pci 6152 pci-to-pci bridge referance schematic orcad capture for windows - ver. 9.00.1153 1. power 7. pci slot 4 functional description 6. c pci 6152 demo board plx technology, inc. c 16 wednesday, february 14, 2001 title size document number rev date: sheet of pci 6152 pci-to-pci bridge pci bus gold finger rev. c 2/14/01 pci slot 0 and 1 pci slot 2 and 3 revision history: chasis page cover u1 pci_bracket 1 2 up bot 5.
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 99 ad3 pa1 pciaside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 -trst a1 +12v a2 tms a3 tdi a4 +5v a5 -inta a6 -intc a7 +5v a8 rsvd1 a9 +5v (10) a10 rsvd2 a11 gnd a12 (3v key) gnd a13 (3v key) vaux a14 -rst a15 +5v (io) a16 -gnt a17 gnd a18 pme- a19 ad30 a20 +3.3v a21 ad28 a22 ad26 a23 gnd a24 ad24 a25 idsel a26 +3.3v a27 ad22 a28 ad20 a29 gnd a30 ad18 a31 ad16 a32 +3.3v a33 -frame a34 gnd a35 -trdy a36 gnd a37 -stop a38 +3.3v a39 sdone a40 -sbo a41 gnd a42 par a43 ad15 a44 +3.3v a45 ad13 a46 ad11 a47 gnd a48 ad9 a49 n/c a50 (5v key) n/c a51 (5v key) -c/be0# a52 +3.3v a53 ad6 a54 ad4 a55 gnd a56 ad2 a57 ad0 a58 +5v (io) a59 -req64 a60 +5v a61 +5v a62 ad17 ad13 ad21 slot_vaux ad0 ad8 intb- ad26 +12v intd- sintc- ad25 pci_3v ad30 ad31 gnt- pclk ad18 ad4 cbe3- inta- ad5 ad28 ad19 ad10 ad6 intd- sintd- ad27 perr- ad1 serr- pb1 pcibside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 b1 -12v b2 tck b3 gnd b4 td0 b5 +5v b6 +5v b7 -intb b8 -intd b9 -prsnt1 b10 rsvd1 b11 -prsnt2 b12 gnd (3v key) b13 gnd (3v key) b14 rsvd2 b15 gnd b16 clk b17 gnd b18 -req b19 +5v (io) b20 ad31 b21 ad29 b22 gnd b23 ad27 b24 ad25 b25 +3.3v b26 -c/be3# b27 ad23 b28 gnd b29 ad21 b30 ad19 b31 +3.3v b32 ad17 b33 -/cbe2# b34 gnd b35 -irdy b36 +3.3v b37 -devsel b38 gnd b39 -lock b40 -perr b41 +3.3v b42 -serr b43 +3.3v b44 -c/be1# b45 ad14 b46 gnd b47 ad12 b48 ad10 b49 gnd b50 n/c (5v key) b51 n/c (5v key) b52 ad8 b53 ad7 b54 +3.3v b55 ad5 b56 ad3 b57 gnd b58 ad1 b59 +5v (io) b60 -ack64 b61 +5v b62 +5v stop- idsel cbe2- cbe1- ad20 ad7 ad9 c pci 6152 demo board pci 6152 plx technology, inc. c 26 monday, february 26, 2001 title size document number rev date: sheet of sinta- trdy- ad12 spme- intb- irdy- ad2 -12v prst- frame- inta- ad16 pci_vio ad11 ad15 devsel- ad22 this is an unverified example please check for possible mistakes plx does not assume any responsibility or liability out of this application cbe0- par ad24 ad14 intc- sintb- req- ad23 ad29 pci_5v gold finger intc-
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 100 strdy- hsclk3 sad19 sad6 spclk1 * r20 10k * r16 10k par spclk3 * r26 10k cbe1- bpcce hpclk sad8 irdy- sreq1- ad10 vcc spclk1 sad25 frame- * c29 10pf sad28 gpio0 devsel- trdy- sirdy- ad6 ad2 sad26 enum- serr- pclk hsclk1 +3v sreq1- prst- sad15 eepd sad24 sgnt3- sdevsel- cbe0- hsclk4 sad30 sprst- ad26 devsel- r52 10 ohm 1 2 sad16 sdevsel- irdy- sad14 ad31 nand_out r51 10 ohm 1 2 sidsel3 ad21 ad22 sad5 ad9 idsel ad30 sgnt0- perr- ad5 sad24 hsclk4 hsclk0 sidsel1 sreq2- sframe- sgnt1- sreq2- spar svio sad31 gpio3 strdy- * r24 10k ad1 +3v ad15 sgnt2- sperr- sad18 sad13 ad27 sad22 ad13 scbe1- sgnt1- r54 10 ohm 1 2 r57 10 ohm 1 2 ad29 r60 10k 1 2 sad11 r27 300 ohm 1 2 * r13 10k goz_l eeprom is optional cbe2- +3v stop- spclk2 ad11 ad20 r50 10 ohm 1 2 r17 10k 1 2 sad27 sad0 sirdy- scbe3- sad29 ad[31:0] cbe2- sad21 hpclk spclk3 hsclk3 sad4 r56 10 ohm 1 2 hsclk4 sreq1- sperr- eject par r53 10 ohm 1 2 ad17 c pci 6152 demo board plx technology, inc. c 36 monday, february 26, 2001 title size document number rev date: sheet of frame- sframe- r49 10 ohm 1 2 ad28 eepclk * r23 10k sreq3- sad3 enum- r28 300 ohm 1 2 r55 10 ohm 1 2 sperr- +3v sprst- hsclk1 sidsel2 sframe- sirdy- pclkrun- req- r19 300 ohm 1 2 trdy- * r22 10k sgnt3- hsclk0 sreq3- ad18 sreq2- sclkrun- spclk0 eject sad26 scbe0- sad27 ad4 gpio2 hsclk0 ad3 sad23 sad25 gnt- bpcce scbe1- cbe1- req- sad9 ad24 r18 10k 1 2 * r15 10k hpclk sad12 ad23 hsclk1 r29 10k 1 2 scbe0- cbe0- pclk u5 is24c02 1 2 3 4 8 7 6 5 a0 a1 a2 gnd vcc wc* scl sda scbe3- this is an unverified example please check for possible mistakes plx does not assume any responsibility or liability out of this application r48 10 ohm 1 2 sreq0- sstop- strdy- sad[31:0] scbe2- sad7 sad10 stop- ad0 sstop- sserr- gpio1 goz_l pci 6152 vdd hsclk2 sidsel0 sreq0- sreq3- spclk2 spar sad20 serr- * r21 10k u3 pci 6152 b9 a9 c8 b8 a8 a7 b7 c7 b6 c6 a5 b5 c5 a4 c4 a3 f2 f1 g3 g2 g1 h1 h2 h3 j2 j3 k1 k3 l1 l2 l3 m1 a6 a2 f3 j1 d2 e2 n3 p3 m4 n4 e3 d1 b1 m2 n1 p1 p2 d3 p4 c2 c1 n6 p6 c9 a10 c10 a11 b11 c11 a12 b12 b14 c13 d12 d13 d14 e12 e13 e14 j12 k14 k13 k12 l14 l13 l12 m14 n12 p12 m11 n11 p11 m10 n10 p10 a13 f12 j13 p14 h14 j14 n9 h12 f13 m9 p8 g14 h13 n14 f14 g12 m8 a14 b3 p5 b4 b10 m6 m5 m7 a1 g13 e1 c14 p7 n7 k2 n8 p13 m13 p9 n5 b2 b13 c3 c12 d4 d5 d10 d11 e4 d6 d7 d8 d9 f4 f11 g4 g11 h4 h11 j4 j11 l6 l7 l8 l9 e11 k4 k11 l4 l5 l10 l11 m3 m12 n2 n13 s_ad[0] s_ad[1] s_ad[2] s_ad[3] s_ad[4] s_ad[5] s_ad[6] s_ad[7] s_ad[8] s_ad[9] s_ad[10] s_ad[11] s_ad[12] s_ad[13] s_ad[14] s_ad[15] s_ad[16] s_ad[17] s_ad[18] s_ad[19] s_ad[20] s_ad[21] s_ad[22] s_ad[23] s_ad[24] s_ad[25] s_ad[26] s_ad[27] s_ad[28] s_ad[29] s_ad[30] s_ad[31] s_cbe0# s_cbe1# s_cbe2# s_cbe3# s_devsel_l s_frame# s_gnt0# s_gnt1# s_gnt2# s_gnt3# s_irdy# s_trdy# s_par s_req0# s_req1# s_req2# s_req3# s_stop# s_rst# s_serr# s_perr# s_clk2 s_clk3 p_ad[0] p_ad[1] p_ad[2] p_ad[3] p_ad[4] p_ad[5] p_ad[6] p_ad[7] p_ad[8] p_ad[9] p_ad[10] p_ad[11] p_ad[12] p_ad[13] p_ad[14] p_ad[15] p_ad[16] p_ad[17] p_ad[18] p_ad[19] p_ad[20] p_ad[21] p_ad[22] p_ad[23] p_ad[24] p_ad[25] p_ad[26] p_ad[27] p_ad[28] p_ad[29] p_ad[30] p_ad[31] p_cbe0# p_cbe1# p_cbe2# p_cbe3# p_devsel_l p_frame# p_gnt# p_irdy# p_par p_req# p_rst# p_stop# p_trdy# idsel p_serr p_perr# p_clk pclkrun# sclkrun# s_clk0 enum# l_stat s_clk1 s_clk s_clk4 bpcce eepclk eepd eject goz_l nand_out gpio0 gpio1 gpio2 gpio3 pvio svio vss vss vss vss vss vss vss vss vss vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vdd vss vss vss vss vss vss vss vss vss vss vss sgnt0- cbe3- idsel prst- ad25 cbe3- perr- sad2 sserr- ad14 sgnt2- sclk gnt- ad19 hsclk3 pvio ad16 ad8 l_stat sstop- hsclk2 * r25 10k sad17 vcc ad12 ad7 * r14 10k sad1 sdevsel- sreq0- hsclk2 spclk0 scbe2- sserr- sclk
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 101 sad19 slot_vaux sad20 pci slot 0 sstop- strdy- sad16 sserr- sidsel1 svio slock- sidsel0 sperr- sad4 sgnt0- sad31 sad13 sad11 pb2 pci_connector 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 b1 -12v b2 tck b3 gnd b4 td0 b5 +5v b6 +5v b7 -intb b8 -intd b9 -prsnt1 b10 rsvd1 b11 -prsnt2 b12 gnd (3v key) b13 gnd (3v key) b14 rsvd2 b15 gnd b16 clk b17 gnd b18 -req b19 +5v (io) b20 ad31 b21 ad29 b22 gnd b23 ad27 b24 ad25 b25 +3.3v b26 -c/be3# b27 ad23 b28 gnd b29 ad21 b30 ad19 b31 +3.3v b32 ad17 b33 -/cbe2# b34 gnd b35 -irdy b36 +3.3v b37 -devsel b38 gnd b39 -lock b40 -perr b41 +3.3v b42 -serr b43 +3.3v b44 -c/be1# b45 ad14 b46 gnd b47 ad12 b48 ad10 b49 gnd b50 n/c (5v key) b51 n/c (5v key) b52 ad8 b53 ad7 b54 +3.3v b55 ad5 b56 ad3 b57 gnd b58 ad1 b59 +5v (io) b60 -ack64 b61 +5v b62 +5v pa2 pciaside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 -trst a1 +12v a2 tms a3 tdi a4 +5v a5 -inta a6 -intc a7 +5v a8 rsvd1 a9 +5v (10) a10 rsvd2 a11 gnd a12 (3v key) gnd a13 (3v key) vaux a14 -rst a15 +5v (io) a16 -gnt a17 gnd a18 pme- a19 ad30 a20 +3.3v a21 ad28 a22 ad26 a23 gnd a24 ad24 a25 idsel a26 +3.3v a27 ad22 a28 ad20 a29 gnd a30 ad18 a31 ad16 a32 +3.3v a33 -frame a34 gnd a35 -trdy a36 gnd a37 -stop a38 +3.3v a39 sdone a40 -sbo a41 gnd a42 par a43 ad15 a44 +3.3v a45 ad13 a46 ad11 a47 gnd a48 ad9 a49 n/c a50 (5v key) n/c a51 (5v key) -c/be0# a52 +3.3v a53 ad6 a54 ad4 a55 gnd a56 ad2 a57 ad0 a58 +5v (io) a59 -req64 a60 +5v a61 +5v a62 sad14 sstop- sad16 -12v +12v sintd- sad25 sad22 sad3 sdevsel- sad12 pci slot 1 sad3 sad24 sad28 sad5 ack64- sad29 req64- sad2 sad18 sgnt1- sreq1- scbe1- sad14 svio spclk1 spme- slock- sad4 sad26 sad28 sad23 sintc- sad6 sserr- * r31 10k scbe2- sreq0- sintb- strdy- * r30 10k slot_vaux pci_5v scbe3- sad6 sintc- sperr- req64- sad0 sad11 scbe1- sad7 sad10 sad24 sad7 sad9 +12v sad30 pci_5v sad10 pa3 pciaside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 -trst a1 +12v a2 tms a3 tdi a4 +5v a5 -inta a6 -intc a7 +5v a8 rsvd1 a9 +5v (10) a10 rsvd2 a11 gnd a12 (3v key) gnd a13 (3v key) vaux a14 -rst a15 +5v (io) a16 -gnt a17 gnd a18 pme- a19 ad30 a20 +3.3v a21 ad28 a22 ad26 a23 gnd a24 ad24 a25 idsel a26 +3.3v a27 ad22 a28 ad20 a29 gnd a30 ad18 a31 ad16 a32 +3.3v a33 -frame a34 gnd a35 -trdy a36 gnd a37 -stop a38 +3.3v a39 sdone a40 -sbo a41 gnd a42 par a43 ad15 a44 +3.3v a45 ad13 a46 ad11 a47 gnd a48 ad9 a49 n/c a50 (5v key) n/c a51 (5v key) -c/be0# a52 +3.3v a53 ad6 a54 ad4 a55 gnd a56 ad2 a57 ad0 a58 +5v (io) a59 -req64 a60 +5v a61 +5v a62 scbe0- sad0 sad17 sintb- sad13 spme- sframe- sinta- sad31 sad30 sad27 sad21 spar +3v sintd- scbe3- sframe- sad21 sad8 scbe2- sad17 +3v slock- sad27 sad18 spclk0 sad15 * r32 10k c pci 6152 demo board plx technology, inc. c 46 monday, february 26, 2001 title size document number rev date: sheet of sdevsel- sad25 -12v sad1 scbe0- sprst- sad22 sad2 sad12 sad29 spar sirdy- sad19 req64- sad9 sad8 sad15 pb3 pci_connector 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 b1 -12v b2 tck b3 gnd b4 td0 b5 +5v b6 +5v b7 -intb b8 -intd b9 -prsnt1 b10 rsvd1 b11 -prsnt2 b12 gnd (3v key) b13 gnd (3v key) b14 rsvd2 b15 gnd b16 clk b17 gnd b18 -req b19 +5v (io) b20 ad31 b21 ad29 b22 gnd b23 ad27 b24 ad25 b25 +3.3v b26 -c/be3# b27 ad23 b28 gnd b29 ad21 b30 ad19 b31 +3.3v b32 ad17 b33 -/cbe2# b34 gnd b35 -irdy b36 +3.3v b37 -devsel b38 gnd b39 -lock b40 -perr b41 +3.3v b42 -serr b43 +3.3v b44 -c/be1# b45 ad14 b46 gnd b47 ad12 b48 ad10 b49 gnd b50 n/c (5v key) b51 n/c (5v key) b52 ad8 b53 ad7 b54 +3.3v b55 ad5 b56 ad3 b57 gnd b58 ad1 b59 +5v (io) b60 -ack64 b61 +5v b62 +5v sirdy- this is an unverified example please check for possible mistakes plx does not assume any responsibility or liability out of this application sinta- ack64- sad20 sad1 +3v sprst- sad23 ack64- sad5 sad26
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 102 sserr- sad10 slock- sad11 slock- sreq2- sframe- slot_vaux sad22 spme- strdy- scbe3- sad14 sreq3- pb5 pci_connector 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 b1 -12v b2 tck b3 gnd b4 td0 b5 +5v b6 +5v b7 -intb b8 -intd b9 -prsnt1 b10 rsvd1 b11 -prsnt2 b12 gnd (3v key) b13 gnd (3v key) b14 rsvd2 b15 gnd b16 clk b17 gnd b18 -req b19 +5v (io) b20 ad31 b21 ad29 b22 gnd b23 ad27 b24 ad25 b25 +3.3v b26 -c/be3# b27 ad23 b28 gnd b29 ad21 b30 ad19 b31 +3.3v b32 ad17 b33 -/cbe2# b34 gnd b35 -irdy b36 +3.3v b37 -devsel b38 gnd b39 -lock b40 -perr b41 +3.3v b42 -serr b43 +3.3v b44 -c/be1# b45 ad14 b46 gnd b47 ad12 b48 ad10 b49 gnd b50 n/c (5v key) b51 n/c (5v key) b52 ad8 b53 ad7 b54 +3.3v b55 ad5 b56 ad3 b57 gnd b58 ad1 b59 +5v (io) b60 -ack64 b61 +5v b62 +5v sad18 sad26 sad2 sad2 sad23 sad5 sad27 scbe1- +12v scbe1- sad4 req64- pci_5v sad3 sad7 sintd- scbe0- sad22 sad12 spme- ack64- slot_vaux spclk2 sad13 sad17 sintb- sidsel2 sad16 sad24 sad14 req64- sframe- sad15 sad28 sad19 scbe2- pa5 pciaside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 -trst a1 +12v a2 tms a3 tdi a4 +5v a5 -inta a6 -intc a7 +5v a8 rsvd1 a9 +5v (10) a10 rsvd2 a11 gnd a12 (3v key) gnd a13 (3v key) vaux a14 -rst a15 +5v (io) a16 -gnt a17 gnd a18 pme- a19 ad30 a20 +3.3v a21 ad28 a22 ad26 a23 gnd a24 ad24 a25 idsel a26 +3.3v a27 ad22 a28 ad20 a29 gnd a30 ad18 a31 ad16 a32 +3.3v a33 -frame a34 gnd a35 -trdy a36 gnd a37 -stop a38 +3.3v a39 sdone a40 -sbo a41 gnd a42 par a43 ad15 a44 +3.3v a45 ad13 a46 ad11 a47 gnd a48 ad9 a49 n/c a50 (5v key) n/c a51 (5v key) -c/be0# a52 +3.3v a53 ad6 a54 ad4 a55 gnd a56 ad2 a57 ad0 a58 +5v (io) a59 -req64 a60 +5v a61 +5v a62 sad26 scbe3- sidsel3 sad30 scbe2- sad4 +12v sad25 sad6 sad29 scbe0- sad6 sintc- sad5 sad27 pci_5v sad8 spar sad7 sinta- sinta- -12v sad17 +3v sad16 sad21 sprst- sirdy- sintc- sad28 spclk3 sad1 sdevsel- sad9 sad20 sad29 sirdy- this is an unverified example please check for possible mistakes plx does not assume any responsibility or liability out of this application sstop- sad8 sintb- sad31 spar sad9 +3v svio sgnt2- strdy- pci slot 3 sad20 sad13 sad10 sserr- sstop- c pci 6152 demo board plx technology, inc. c 56 monday, february 26, 2001 title size d ocument number rev date: sheet of pa4 pciaside_open 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 -trst a1 +12v a2 tms a3 tdi a4 +5v a5 -inta a6 -intc a7 +5v a8 rsvd1 a9 +5v (10) a10 rsvd2 a11 gnd a12 (3v key) gnd a13 (3v key) vaux a14 -rst a15 +5v (io) a16 -gnt a17 gnd a18 pme- a19 ad30 a20 +3.3v a21 ad28 a22 ad26 a23 gnd a24 ad24 a25 idsel a26 +3.3v a27 ad22 a28 ad20 a29 gnd a30 ad18 a31 ad16 a32 +3.3v a33 -frame a34 gnd a35 -trdy a36 gnd a37 -stop a38 +3.3v a39 sdone a40 -sbo a41 gnd a42 par a43 ad15 a44 +3.3v a45 ad13 a46 ad11 a47 gnd a48 ad9 a49 n/c a50 (5v key) n/c a51 (5v key) -c/be0# a52 +3.3v a53 ad6 a54 ad4 a55 gnd a56 ad2 a57 ad0 a58 +5v (io) a59 -req64 a60 +5v a61 +5v a62 ack64- -12v sad12 sprst- sgnt3- sad19 sad18 sad11 sad23 sad0 sad0 sad24 sperr- sad30 sad21 svio sintd- sad3 sad25 sperr- pci slot 2 pb4 pci_connector 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 b1 -12v b2 tck b3 gnd b4 td0 b5 +5v b6 +5v b7 -intb b8 -intd b9 -prsnt1 b10 rsvd1 b11 -prsnt2 b12 gnd (3v key) b13 gnd (3v key) b14 rsvd2 b15 gnd b16 clk b17 gnd b18 -req b19 +5v (io) b20 ad31 b21 ad29 b22 gnd b23 ad27 b24 ad25 b25 +3.3v b26 -c/be3# b27 ad23 b28 gnd b29 ad21 b30 ad19 b31 +3.3v b32 ad17 b33 -/cbe2# b34 gnd b35 -irdy b36 +3.3v b37 -devsel b38 gnd b39 -lock b40 -perr b41 +3.3v b42 -serr b43 +3.3v b44 -c/be1# b45 ad14 b46 gnd b47 ad12 b48 ad10 b49 gnd b50 n/c (5v key) b51 n/c (5v key) b52 ad8 b53 ad7 b54 +3.3v b55 ad5 b56 ad3 b57 gnd b58 ad1 b59 +5v (io) b60 -ack64 b61 +5v b62 +5v sad1 sad31 sad15 sdevsel-
pci 6152 data book v2.0 2003 plx technology, inc. all rights reserved. 103 * c34 .1uf_e * r41 10k +5v pci_5v * r39 196_f live insertion application * r37 121_f vcc u6 lt1086c_to220 3 1 2 in adj out c7 10uf_dip c8 10uf_dip pci_5v pci_3v * c28 .1uf_e * c33 .1uf_e +3v * c3 .1uf_e pci 6152 vdd * c27 .1uf_e c2 10uf_dip * c22 .1uf_e optional regulator for pci 6152 vdd if system 3.3v is not available. sw1 switch 1 2 3 pvio j3 con3 1 2 3 pci_5v c39 10uf_dip toggle switch * c21 .1uf_e c pci 6152 demo board plx technology, inc. c 66 monday, february 26, 2001 title size d ocument number rev date: sheet of * c37 .1uf_e +3v pci_3v * c5 .1uf_e * c38 .1uf_e this is an unverified example please check for possible mistakes plx does not assume any responsibility or liability out of this application c36 10uf_dip c40 10uf_dip * c26 .1uf_e c9 10uf_dip * c1 .1uf_e * c4 .1uf_e svio pci_3v * c24 .1uf_e pci 6152 vdd c35 10uf_dip * c6 .1uf_e * c23 .1uf_e both pvio and svio connections are optional for pci 6152. at 33mhz, svio can be connected to 5v or 3.3v depending on whether 5v pci devices are on the secondary pci bus. at 66mhz, svio should never be connected to 5v. * c25 .1uf_e c10 10uf_dip jp5 header 2 1 2 eject pci_vio
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 104 appendix c: application notes pci 6152 66bc application note 1: connecting pci 6152 66bc to the agp interface introduction pci 6152 66bc is a 32-bit 66 mhz pci-to-pci bridge for high performance designs. this application note describes how to utilize the existing agp interface a 66 mhz pci slot and implement a 66 mhz pci add-in card design with multiple pci devices. pci 6152 66bc can be used behind the agp interface to bridge the pci devices. the agp interface specification uses the 66 mhz pci specification as an operational baseline, and provides extensions to it. as such, it is possible to connect a purely pci device behind the agp connector, as all pci signals are supported by the interface. however, agp interface is optimized for a point to point topology, so only 1 device can be connected to the interface. pci 6152 66bc can provide the electrical isolation and arbitration necessary to connect more than one 66 mhz pci device to the agp interface. typical applications one application would be for a graphics adapter with multiple monitor support, using multiple agp devices (running as pci). most computers do not have 66 mhz pci slots, so this is the simplest way to implement existing agp chips in multiple configurations. applications are not limited to graphics chips or agp devices. other pci devices can also be connected in this way. design consideration since agp was designed for a single device only, there is no idsel pin for configuration. for most systems, it is assumed that the agp device uses ad[16]. when connecting the pci 6152 66bc, its primary idsel pin should therefore be connected to ad[16] of the agp interface. on the secondary side, this presents the same problem when connecting more than one agp device. the solution to this issue is implementation specific, and is left to the system designer.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 105 appendix d: timing diagrams figure 1 : primary to secondary type 1 to type 0 configuration cycle conversion.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 106 figure 2 : primary to secondary type 1 to type 1 configuration cycle passing.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 107 figure 3 : secondary to primary memory read line transaction.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 108 figure 4 : primary to secondary memory read transaction.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 109 figure 5 : secondary to primary memory read transaction.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 110 figure 6 : primary to secondary memory write transaction followed by secondary to primary memory write transaction.
pci 6152 data book v2.0 ? ? ? ? 2003 plx technology, inc. all rights reserved. 111 figure 7 : secondary to primary memory write transaction.

▲Up To Search▲

Price & Availability of PCI6152-CC33PC

	To Download PCI6152-CC33PC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .